Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays

被引:13
|
作者
Nikolic, Borislav [1 ]
Tobuschat, Sebastian [1 ]
Indrusiak, Leandro Soares [2 ]
Ernst, Rolf [1 ]
Burns, Alan [2 ]
机构
[1] Tech Univ Carolo Wilhelmina Braunschweig, Inst Comp & Network Engn, Braunschweig, Germany
[2] Univ York, Dept Comp Sci, Real Time Syst Grp, York, N Yorkshire, England
基金
英国工程与自然科学研究理事会;
关键词
Real-time systems; Embedded systems; Network-on-chip; Wormhole switching; Virtual channels; Priority-preemptive arbitration; NETWORKS; CHIP;
D O I
10.1007/s11241-018-9312-0
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Nowadays available multiprocessor platforms predominantly use a network-on-chip (NoC) architecture as an interconnect medium, due to its good scalability and performance. During the last decade, NoCs received a significant amount of attention from the real-time community. One promising category of approaches suggests to employ already existing hardware features called virtual channels, and dedicate them, exclusively, to individual communication traffic flows. In this way, NoCs become more amenable to the real-time analysis, which is an essential requirement for providing both safe and tight worst-case analysis methods, and consequently deriving real-time guarantees. In this manuscript, we present the approach which falls in the aforementioned category. Specifically, we propose a novel method for the worst-case analysis of the NoC traffic, assuming the existence of per-flow dedicated virtual channels. Compared to the state-of-the-art techniques, our approach yields substantially tighter upper-bounds on the worst-case traversal times (WCTTs) of communication traffic flows. By employing the proposed method, resource over-provisioning can be mitigated to a large extent, and significant design-cost reductions can be achieved. Moreover, we implemented a cycle-accurate simulator of the assumed NoC architecture, and used it to assess the tightness of derived WCTT bounds. Finally, we reached an interesting conclusion that bigger virtual channel buffers do not necessarily lead to better results, and in many cases can be counter-productive, which is a very important finding for system designers.
引用
收藏
页码:63 / 105
页数:43
相关论文
共 50 条
  • [1] Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
    Borislav Nikolić
    Sebastian Tobuschat
    Leandro Soares Indrusiak
    Rolf Ernst
    Alan Burns
    Real-Time Systems, 2019, 55 : 63 - 105
  • [2] Erratum to: Optimal minimal routing and priority assignment for priority-preemptive real-time NoCs
    Borislav Nikolić
    Luís Miguel Pinho
    Real-Time Systems, 2017, 53 : 613 - 613
  • [3] Optimal minimal routing and priority assignment for priority-preemptive real-time NoCs (vol 53, pg 578, 2017)
    Nikolic, Borislav
    Pinho, Luis Miguel
    REAL-TIME SYSTEMS, 2017, 53 (04) : 613 - 613
  • [4] Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs
    Indrusiak, Leandro Soares
    Burns, Alan
    Nikolic, Borislav
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 219 - 224
  • [5] A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs
    Burns, A.
    Indrusiak, L. S.
    Smirnov, N.
    Harrison, J.
    2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020), 2020, : 137 - 147
  • [6] Scheduling Real-Time Packets with Non-Preemptive Regions on Priority-based NoCs
    Liu, Meng
    Becker, Matthias
    Behnam, Moris
    Nolte, Thomas
    2016 IEEE 22ND INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2016, : 110 - 119
  • [7] Attacking Real-time MPSoCs: Preemptive NoCs are Vulnerable
    Forlin, Bruno
    Reinbrecht, Cezar
    Sepulveda, Johanna
    2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2019, : 204 - 209
  • [8] Work-in-Progress: Fixed Priority Scheduling of Real-time Flows with Arbitrary Deadlines on SMART NoCs
    Liu, Weichen
    Chen, Peng
    Yang, Lei
    Li, Mengquan
    Guan, Nan
    2017 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2017,
  • [9] Hardware-accelerated Response Time Analysis for Priority-Preemptive Networks-on-Chip
    Ma, Yunfeng
    Indrusiak, Leandro Soares
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [10] Analysis of a discrete-time preemptive resume priority buffer
    Walraevens, Joris
    Steyaert, Bart
    Bruneel, Herwig
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2008, 186 (01) : 182 - 201