High Performance Memory Requests Scheduling Technique for Multicore Processors

被引:3
|
作者
El-Reedy, Walid [1 ]
El-Moursy, Ali A. [2 ]
Fahmy, Hossam A. H. [1 ]
机构
[1] Cairo Univ, Cairo, Egypt
[2] Univ Sharjah, Elect & Comp Engn, Sharjah, U Arab Emirates
关键词
Computer architecture; Memory management; Multicore processing;
D O I
10.1109/HPCC.2012.26
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In modern computer systems, long memory latency is one of the main bottlenecks micro-architects are facing for leveraging the system performance especially for memory-intensive applications. This emphasises the importance of the memory access scheduling to efficiently utilize memory bandwidth. Moreover, in recent micro-processors, multithread and multicore is turned to be the default choice for their design. This resulted in more contention on memory. Hence, the effect of memory access scheduling schemes is more critical to the overall performance boost. Although memory access scheduling techniques have been recently proposed for performance improvement, most of them have overlooked the fairness among the running applications. Achieving both high-throughput and fairness simultaneously is challenging. In this paper, we focus on the basic idea of memory requests scheduling, which includes how to assign priorities to threads, what request should be served first, and how to achieve fairness among the running applications for multicore microprocessors. We propose two new memory access scheduling techniques FLRMR, and FIQMR. Compared to recently proposed techniques, on average, FLRMR achieves 8.64% speedup relative to LREQ algorithm, and FIQMR achieves 11.34% speedup relative to IQ-based algorithm. FLRMR outperforms the best of the other techniques by 8.1% in 8-cores workloads. Moreover, FLRMR improves fairness over LREQ by 77.2% on average.
引用
收藏
页码:127 / 134
页数:8
相关论文
共 50 条
  • [1] Adaptive scheduling on performance asymmetric multicore processors
    Nie, Peng-Cheng
    Duan, Zhen-Hua
    Tian, Cong
    Yang, Meng-Fei
    Jisuanji Xuebao/Chinese Journal of Computers, 2013, 36 (04): : 773 - 781
  • [2] Fair memory access scheduling algorithms for multicore processors
    El-Moursy, Ali A.
    El-Reedy, Walid
    Fahmy, Hossam A. H.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2015, 30 (04) : 286 - 308
  • [3] SLICE Matrix: A Memory Access Scheduling Policy for Multicore Network Processors
    Yue, Shipeng
    Liang, Honghao
    Xing, Xinpeng
    Feng, Haigang
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 174 - 175
  • [4] Power Regulation in High Performance Multicore Processors
    Chen, X.
    Wardi, Y.
    Yalamanchili, S.
    2017 IEEE 56TH ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2017,
  • [5] Adaptive Task Scheduling on Multicore Processors
    Nour, Samar
    Mahmoud, Shahira
    Saleh, Mohamed
    INTERNATIONAL CONFERENCE ON ADVANCED MACHINE LEARNING TECHNOLOGIES AND APPLICATIONS (AMLTA2018), 2018, 723 : 575 - 584
  • [6] Performance aware shared memory hierarchy model for multicore processors
    Mohamed, Ahmed M.
    Mubark, Nada
    Zagloul, Saad
    SCIENTIFIC REPORTS, 2023, 13 (01):
  • [7] Performance aware shared memory hierarchy model for multicore processors
    Ahmed M. Mohamed
    Nada Mubark
    Saad Zagloul
    Scientific Reports, 13 (1)
  • [8] Heterogenity-aware Scheduling Research on Performance Asymmetric Multicore Processors
    Zhao S.
    Yang Q.-S.
    Li M.-S.
    Ruan Jian Xue Bao/Journal of Software, 2019, 30 (04): : 1164 - 1190
  • [9] High Performance and Portable Convolution Operators for Multicore Processors
    San Juan, Pablo
    Castello, Adrian
    Dolz, Manuel F.
    Alonso-Jorda, Pedro
    Quintana-Orti, Enrique S.
    2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 91 - 98
  • [10] A review of transactional memory in multicore processors
    Wang X.
    Ji Z.
    Fu C.
    Hu M.
    Information Technology Journal, 2010, 9 (01) : 192 - 200