16-Bit Delta-Sigma DAC with Cascade-of-Resonators Feed-Forward Modulator and Interpolation Filter with OCSD Code

被引：0

作者：

Wang, Yongsheng ^{[1
]}

Cai, Mengye ^{[1
]}

Zhang, Yonglai ^{[1
]}

Yu, Mingyan ^{[1
]}

机构：

[1] Harbin Inst Technol, Microelect Dept, Harbin 150006, Peoples R China

来源：

2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM) | 2012年

关键词：

Delta-Sigma mudulator; interpolation filter; reconstruction analog filter;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 16-bit 5.6-MHz clock-rate digital to analog converter (DAC) achieves 96-dB signal-to-noise rate (SNR) in the 22-KHz band. The optimal canonic signed digit (OCSD) code is proposed in a multi-stage interpolator filter to achieve less hardware consumption. A third-order cascade-of-resonators feed-forward (CRFF) with zero optimization Delta-Sigma modulator has been developed to convert an oversampled digital signal into 1-bit code. A switch-capacitor (SC) analog filter is used to reconstruct the analog signal.

引用

页码：478 / 481

页数：4

共 9 条

[1] A RC Reconstruction Filter for a 16-bit Audio Delta-Sigma DAC
Yang, Jin
Wu, Xiaobo
Zhao, Jinchen
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1320 - 1322
[2] A 16-bit 250-kHz delta-sigma modulator and decimation filter
Maulik, PC
Chadha, MS
Lee, WL
Crawley, PJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 458 - 467
[3] A LOW POWER CASCADED FEED-FORWARD DELTA-SIGMA MODULATOR FOR RF WIRELESS APPLICATIONS
Nerurkar, Shailesh B.
Abed, Khalid H.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (02) : 407 - 429
[4] A Digital Front-End of 16-Bit Audio Delta-Sigma DAC with Improved CSE Method and Novel DWA
Zhao, Jinchen
Wu, Xiaobo
Zhao, Menglian
2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 273 - 276
[5] A 101 dB Dynamic Range Delta-Sigma Modulator Using Modified Feed-Forward Architecture for Audio Application
Kil, Jun-Young
Cho, Kang-Il
Kim, Ho-Jin
Boc, Jun-Ho
Kwak, Yong-Sik
Ahn, Gil-Cho
2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 7 - 8
[6] A 101 dB dynamic range, 2 kHz bandwidth delta-sigma modulator with a modified feed-forward architecture
Cho, Kang-Il
Kwak, Yong-Sik
Kim, Ho-Jin
Ahn, Gil-Cho
IEICE ELECTRONICS EXPRESS, 2018, 15 (21):
[7] Design and Implementation of a 16-bit Multi-mode 4-Channel Time-Interleaved Delta-Sigma Modulator with SNDR > 106 dB and DCE Compensation Based on FPGA
Roshanpanah, Abolfazl
Torkzadeh, Pooya
Hajsadeghi, Khosrow
Dousti, Massoud
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, : 2473 - 2502
[8] A 96dB Dynamic Range 2kHz Bandwidth 2nd Order Delta-Sigma Modulator Using Modified Feed-Forward Architecture With Delayed Feedback
Han, Ju-Hye
Cho, Kang-Il
Kim, Ho-Jin
Boo, Jun-Ho
Kim, Jae Sang
Ahn, Gil-Cho
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1645 - 1649
[9] A 16-bit 12-GS/s Single-/Dual-Rate DAC With a Successive Bandpass Delta-Sigma Modulator Achieving <-67-dBc IM3 Within DC to 6-GHz Tunable Passbands
Su, Shiyu
Chen, Mike Shuo-Wei
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) : 3517 - 3527

← 1 →