A Modified Multi-fingers Structure for Power Transistor in 0.16μm CMOS Process

被引:0
|
作者
Chen, Chao-Chyun [1 ]
Yang, Jiun-Wei [1 ]
Kuo, Nai-Shen [1 ]
机构
[1] Yuan Ze Univ, Dept Elect Engn, Chungli 32003, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a modified multi-fingers structure for power transistors in the integrated chips. To evaluate the performance of structure, three open loop synchronous buck converter with different structures of power transistors, conventional multi-fingers structure, modified multi-fingers structure and hybrid waffle structure are fabricated in 0.16 mu m CMOS process. Compared to conventional multi-fingers structure for the power transistors, the proposed structure improves the conversion efficiency by 29% in the heavy load while providing the same conversion efficiency as conventional structure in the light load. Compared to hybrid waffle structure of power transistors, the proposed structure improves the conversion efficiency significantly in the light load. Meanwhile, among all of three open-loop buck converters, the voltage ripples in the open-loop synchronous buck converter with power transistor of modified multi-fingers structure is also minimized.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Active "multi-fingers": Test structure to improve MOSFET matching in sub-threshold area
    Joly, Y.
    Lopez, L.
    Portal, J. -M.
    Aziza, H.
    Bert, Y.
    Julien, F.
    Fornara, P.
    2012 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2012, : 225 - 228
  • [2] A simple embedded DRAM process for 0.16-μm CMOS technologies
    Liu, CT
    Diodato, PW
    Rogers, S
    Lai, WYC
    Chen, CJ
    Lloyd, EJ
    Sun, CY
    Barr, D
    Liu, R
    Chang, CP
    Trimble, L
    Pal, CS
    Vaidya, H
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 60 - 61
  • [3] A study on RF transistor implementations on a 0.25 μm digital CMOS process
    Mangaser, Jose Enrico R.
    Gutierrez, Maria Cecilia N.
    Rizon, John Richard E.
    Alarcon, Louis P.
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1949 - +
  • [4] A Broadband Multi-Mode Compressive Sensing Current Sensor SoC in 0.16μm CMOS
    Bellasi, David
    Crescentini, Marco
    Cristaudo, Domenico
    Romani, Aldo
    Tartagni, Marco
    Benini, Luca
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 105 - 118
  • [5] Optimum bias of power transistor in 0.18 μm CMOS technology for Bluetooth application
    Hsu, HM
    Lee, TH
    SOLID-STATE ELECTRONICS, 2006, 50 (03) : 412 - 415
  • [6] Radiation characteristics of a 0.11μm modified commercial CMOS process
    Poivey, Christian
    Kim, Hak
    Berg, Melanie D.
    Forney, Jim
    Seidleck, Christina
    Vilchis, Miguel A.
    Phan, Anthony
    Irwin, Tim
    Label, Kenneth A.
    Saigusa, Rajan K.
    Mirabedini, Mohammad R.
    Finlinson, Rick
    Suvkbanov, Agajan
    Hornback, Verne
    Song, Jun
    Tung, Jeffrey
    NSREC: 2006 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2006, : 150 - +
  • [9] A novel lambda negative-resistance transistor in the 0.5 μm standard CMOS process
    Chen Yan
    Mao LuHong
    Guo WeiLian
    Yu Xin
    Zhang ShiLin
    Xie Sheng
    CHINESE SCIENCE BULLETIN, 2012, 57 (07): : 716 - 718
  • [10] Novel power transistor design for a process independent high voltage option in standard CMOS
    Heringa, A.
    Sonsky, J.
    PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 325 - +