Coverage metrics for temporal logic model checking

被引:12
|
作者
Chockler, Hana
Kupferman, Orna
Vardi, Moshe Y.
机构
[1] IBM Haifa Res Lab, IL-31905 Haifa, Israel
[2] Hebrew Univ Jerusalem, Sch Engn & Comp Sci, IL-91904 Jerusalem, Israel
[3] Rice Univ, Dept Comp Sci, Houston, TX 77251 USA
基金
美国国家科学基金会;
关键词
formal verification; model checking; coverage metrics; algorithms;
D O I
10.1007/s10703-006-0001-6
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In formal verification, we verify that a system is correct with respect to a specification. Even when the system is proved to be correct, there is still a question of how complete the specification is, and whether it really covers all the behaviors of the system. In this paper we study coverage metrics for model checking. Coverage metrics are based on modifications we apply to the system in order to check which parts of it were actually relevant for the verification process to succeed. We introduce two principles that we believe should be part of any coverage metric for model checking: a distinction between state-based and logic-based coverage, and a distinction between the system and its environment. We suggest several coverage metrics that apply these principles, and we describe two algorithms for finding the non-covered parts of the system under these definitions. The first algorithm is a symbolic implementation of a naive algorithm that model checks many variants of the original system. The second algorithm improves the naive algorithm by exploiting overlaps in the variants. We also suggest a few helpful outputs to the user, once the non-covered parts are found.
引用
收藏
页码:189 / 212
页数:24
相关论文
共 50 条
  • [1] Coverage metrics for temporal logic model checking*
    Hana Chockler
    Orna Kupferman
    Moshe Y. Vardi
    Formal Methods in System Design, 2006, 28 : 189 - 212
  • [2] Temporal logic model checking
    Clarke, EM
    LOGIC PROGRAMMING - PROCEEDINGS OF THE 1997 INTERNATIONAL SYMPOSIUM, 1997, : 3 - 3
  • [3] Temporal logic and model checking
    McMillan, KL
    VERIFICATION OF DIGITAL AND HYBRID SYSTEM, 2000, 170 : 36 - 54
  • [4] UTP and Temporal Logic Model Checking
    Anderson, Hugh
    Ciobanu, Gabriel
    Freitas, Leo
    UNIFYING THEORIES OF PROGRAMMING, 2010, 5713 : 22 - +
  • [5] Techniques for temporal logic model checking
    Deharbe, David
    REFINEMENT TECHNIQUES IN SOFTWARE ENGINEERING, 2006, 3167 : 315 - 367
  • [6] Model checking distributed temporal logic
    Dionisio, Francisco
    Ramos, Jaime
    Subtil, Fernando
    Vigano, Luca
    LOGIC JOURNAL OF THE IGPL, 2024,
  • [7] Model checking interval temporal logic
    Zhang, Hai-Bin
    Duan, Zhen-Hua
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2009, 36 (02): : 338 - 342
  • [8] Symmetry in temporal logic model checking
    Miller, Alice
    Donaldson, Alastair
    Calder, Muffy
    ACM COMPUTING SURVEYS, 2006, 38 (03) : 2
  • [9] Bounded model checking distributed temporal logic
    Peres, Augusto
    Ramos, Jaime
    Dionisio, Francisco
    JOURNAL OF LOGIC AND COMPUTATION, 2023, 33 (05) : 1022 - 1059
  • [10] RESOLUTION AND MODEL CHECKING FOR TEMPORAL LOGIC - A COMPARISON
    CAVALLI, AR
    JOURNAL OF SYMBOLIC LOGIC, 1987, 52 (04) : 1063 - 1063