Parallel LDPC Decoding on GPUs Using a Stream-Based Computing Approach

被引:18
|
作者
Falcao, Gabriel [1 ]
Yamagiwa, Shinichi [2 ]
Silva, Vitor [1 ]
Sousa, Leonel [2 ,3 ]
机构
[1] Univ Coimbra, Dept Elect & Comp Engn, Inst Telecomunicacoes Polo 2, P-3030290 Coimbra, Portugal
[2] Univ Tecn Lisbon, INESC ID, P-1000029 Lisbon, Portugal
[3] Univ Tecn Lisbon, Dept Elect & Comp Engn, IST, P-1000029 Lisbon, Portugal
关键词
data-parallel computing; graphics processing unit (GPU); Caravela; low-density parity-check (LDPC) code; error correcting code; PARITY-CHECK CODES; PROGRAMMABLE GRAPHICS HARDWARE; SHANNON LIMIT; COMPUTATION;
D O I
10.1007/s11390-009-9266-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low-Density Parity-Check (LDPC) codes are powerful error correcting codes adopted by recent communication standards. LDPC decoders are based on belief propagation algorithms, which make use of a Tanner graph and very intensive message-passing computation, and usually require hardware-based dedicated solutions. With the exponential increase of the computational power of commodity graphics processing units (GPUs), new opportunities have arisen to develop general purpose processing on GPUs. This paper proposes the use of GPUs for implementing flexible and programmable LDPC decoders. A new stream-based approach is proposed, based on compact data structures to represent the Tanner graph. It is shown that such a challenging application for stream-based computing, because of irregular memory access patterns, memory bandwidth and recursive flow control constraints, can be efficiently implemented on GPUs. The proposal was experimentally evaluated by programming LDPC decoders on GPUs using the Caravela platform, a generic interface tool for managing the kernels' execution regardless of the GPU manufacturer and operating system. Moreover, to relatively assess the obtained results, we have also implemented LDPC decoders on general purpose processors with Streaming Single Instruction Multiple Data (SIMD) Extensions. Experimental results show that the solution proposed here efficiently decodes several code words simultaneously, reducing the processing time by one order of magnitude.
引用
收藏
页码:913 / 924
页数:12
相关论文
共 50 条
  • [1] Parallel LDPC Decoding on GPUs Using a Stream-Based Computing Approach
    Gabriel Falcão
    Shinichi Yamagiwa
    Vitor Silva
    Leonel Sousa
    Journal of Computer Science and Technology, 2009, 24 : 913 - 924
  • [2] Parallel LDPC Decoding on GPUs Using a Stream-Based Computing Approach
    Gabriel Falco
    Shinichi Yamagiwa
    Vitor Silva
    Leonel Sousa
    JournalofComputerScience&Technology, 2009, 24 (05) : 913 - 924
  • [3] A Parallel IRRWBF LDPC Decoder Based on Stream-Based Processor
    Tiwari, Honey Durga
    Huynh Ngoc Bao
    Cho, Yong Beom
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (12) : 2198 - 2204
  • [4] GoldenEye: stream-based network packet inspection using GPUs
    Gong, Qian
    Wu, Wenji
    Fermi, Phil DeMar
    PROCEEDINGS OF THE 2018 IEEE 43RD CONFERENCE ON LOCAL COMPUTER NETWORKS (LCN), 2018, : 632 - 639
  • [5] Stream-based computing and future television
    Watlington, JA
    Bove, VM
    SMPTE JOURNAL, 1997, 106 (04): : 217 - 224
  • [6] A stream-based configurable computing radio testbed
    Swanchara, S
    Harper, S
    Athanas, P
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 40 - 47
  • [7] Object-based media and stream-based computing
    Bove, VM
    MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 24 - 29
  • [8] Modelling and programming stream-based distributed computing based on the meta-pipeline approach
    Yamagiwa, Shinichi
    Sousa, Leonel
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2009, 24 (04) : 311 - 330
  • [9] Efficient Decoding of QC-LDPC Codes Using GPUs
    Zhao, Yue
    Chen, Xu
    Sham, Chiu-Wing
    Tam, Wai M.
    Lau, Francis C. M.
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT I: ICA3PP 2011, 2011, 7916 : 294 - 305
  • [10] Memory addressing organization for stream-based reconfigurable computing
    Herz, M
    Hartenstein, R
    Miranda, M
    Brockmeyer, E
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 813 - 817