New Scalable Decoder Architectures for Reed-Solomon Codes

被引:36
|
作者
Wu, Yingquan [1 ]
机构
[1] Tidal Syst Inc, Santa Clara, CA 95054 USA
关键词
Reed-Solomon codes; singly extended Reed-Solomon codes; inversionless Berlekamp-Massey algorithm; inversionless Blahut algorithm; Horiguchi-Koetter formula; high-throughput decoder architecture; unified decoder; BERLEKAMP-MASSEY ALGORITHM; MODIFIED EUCLID ALGORITHM; BCH CODES; VLSI ARCHITECTURE; ERASURES; DESIGN; ERRORS;
D O I
10.1109/TCOMM.2015.2445759
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we devise new scalable decoder architectures for Reed-Solomon (RS) codes, comprising three parts: error-only decoding, error-erasure decoding, and their decoding for singly extended RS codes. New error-only decoders are devised through algorithmic transformations of the inversion-less Berlekamp-Massey algorithm (IBMA). We first generalize the Horiguchi-Koetter formula to evaluate error magnitudes using the error locator polynomial Lambda(x) and the auxiliary polynomial B(x) produced by IBMA, which effectively eliminates the computation of error evaluator polynomial. We next devise an enhanced parallel inversion-less Berlekamp-Massey algorithm (ePIBMA) that effectively takes advantage of the generalized Horiguchi-Koetter formula. The derivative ePIBMA architecture requires only 2t + 1 (t denotes the error correction capability) systolic cells, in contrast with 3t or more cells of the existing regular architectures based on IBMA or the Euclidean algorithm. Moreover, it may literally function as a linear-feedback-shift-register encoder. New error-erasure decoders are devised through algorithmic transformations of the inversionless Blahut algorithm (IBA). The proposed split parallel inversionless Blahut algorithm (SPIBA) yields merely 2t + 1 systolic cells, which is the same number as the error-only decoder ePIBMA. The task is partitioned into two separate steps, computing the complementary error-erasure evaluator polynomial followed by computing error-erasure locator polynomial, both utilizing SPIBA. Surprisingly, it has exactly the same number of cells and literally the same complexity and throughput as the proposed error-only decoder architecture ePIBMA; it employs 33% less hardware and at the same time achieves more than twice faster throughput, than the serial architecture IBA. we further propose a unified parallel inversionless Blahut algorithm (UPIBA) by incorporating the key virtues of the error-only decoder ePIBMA into SPIBA. The complexity and throughput of the rderivative UPIBA architecture are literally the same as ePIBMA and SPIBA, while performing almost equally efficiently as ePIBMA on error-only decoding and as SPIBA on error-erasure decoding. UPIBA also inherits the dynamic power saving feature of ePIBMA and SPIBA. Indeed, UPIBA renders highly attractive for on-the-fly implementation of error-erasure decoding. We finally demonstrate that the proposed decoders, i.e., ePIBMA, SPIBA, and UPIBA, can be magically migrated to decode singly extended RS codes, with negligible add-ons, except that an extra multiplexer is added to their critical paths. To the author's best knowledge, this is the first time that a high-throughput decoder for singly extended RS codes is explored.
引用
收藏
页码:2741 / 2761
页数:21
相关论文
共 50 条
  • [1] A PROGRAMMABLE DECODER FOR REED-SOLOMON CODES
    KATSAROS, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (04) : 641 - 647
  • [2] ALGORITHMS AND ARCHITECTURES FOR REED-SOLOMON CODES
    ARAMBEPOLA, B
    CHOOMCHUAY, S
    GEC JOURNAL OF RESEARCH, 1992, 9 (03): : 172 - 184
  • [3] VLSI design of Reed-Solomon decoder architectures
    Lee, H
    Yu, ML
    Song, LL
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 705 - 708
  • [4] EFFICIENT SEQUENTIAL DECODER FOR REED-SOLOMON CODES
    SHIN, SK
    SWEENEY, P
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (01) : 1 - 6
  • [5] Algebraic Soft-Decision Decoder Architectures for Long Reed-Solomon Codes
    Zhang, Xinmiao
    Zhu, Jiangli
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (10) : 787 - 792
  • [6] Stochastic Chase Decoder for Reed-Solomon Codes
    Heloir, Romain
    Leroux, Camille
    Hemati, Saied
    Arzel, Matthieu
    Gross, Warren J.
    2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 5 - 8
  • [7] ON THE DECODER ERROR-PROBABILITY FOR REED-SOLOMON CODES
    MCELIECE, RJ
    SWANSON, L
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1986, 32 (05) : 701 - 703
  • [8] ON THE DECODER ERROR PROBABILITY FOR REED-SOLOMON CODES.
    McEliece, Robert J.
    Swanson, Laif
    1600, (IT-32):
  • [9] HIGH-SPEED DECODER OF REED-SOLOMON CODES
    WEI, SW
    WEI, CH
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (11) : 1588 - 1593
  • [10] Universal architectures for Reed-Solomon error-and-erasure decoder
    Chang, Fu-Ke
    Lin, Chien-Ching
    Chang, Hsie-Chia
    Lee, Chen-Yi
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 229 - 232