Heuristic based Routing Algorithm for Network on Chip

被引：3
|
作者：
Gabis, Asma Benmessaoud [1 ,2 ]
Sevaux, Marc [2 ]
Bomel, Pierre [2 ]
Koudil, Mouloud [1 ]
Benatchba, Karima [1 ]
机构：
[1] Ecole Natl Super Informat, LMCS, Algiers, Algeria
[2] Univ Bretagne Sud, CNRS, UMR 6285, Lab STICC, Lorient, France
来源：
2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC) | 2016年
关键词：
D O I：
10.1109/MCSoC.2016.43
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Deadlocks, livelock, congestion and faults are the four most important factors that reduce the NoC routing efficiency [1]. This paper proposes a new fully adaptive routing protocol for 2D-mesh NoC. It is inspired from the A-star search algorithm and called HRA (Heuristic based Routing Algorithm). The latter is distributed, congestion-aware and fault-tolerant by using only the local information of each router neighbors. HRA does not use VCs (Virtual Channels) but tries to reduce the risk of deadlock by avoiding the 2-nodes and the 4-nodes loops. Results show that HRA ensures a good reliability rate despite of the presence of many faulty links. In addition, it has interesting latencies values in different NoC sizes.
引用
收藏
页码：39 / 45
页数：7
相关论文
共 50 条
  • [1] A Heuristic Routing Algorithm for Clos Network
    Duan, Xinming
    Liu, Shuqiang
    2008 7TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-23, 2008, : 5892 - +
  • [2] Spiral: A heuristic mapping algorithm for network on chip
    Mehran, Armin
    Saeidi, Samira
    Khademzadeh, Ahmad
    Afzali-Kusha, Ali
    IEICE ELECTRONICS EXPRESS, 2007, 4 (15): : 478 - 484
  • [3] Crinkle: A heuristic mapping algorithm for network on chip
    Saeidi, Samira
    Khademzadeh, Ahmad
    Vardi, Fatemeh
    IEICE ELECTRONICS EXPRESS, 2009, 6 (24): : 1737 - 1744
  • [4] Encircle Routing: An Efficient Deterministic Network on Chip Routing Algorithm
    Umapathy, Shylesh
    Shah, Meet
    Wang, Nan
    2018 IEEE 8TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2018, : 895 - 899
  • [5] Genetic Algorithm Based Mapping and Routing Approach for Network on Chip Architectures
    Ge Fen
    Wu Ning
    CHINESE JOURNAL OF ELECTRONICS, 2010, 19 (01): : 91 - 96
  • [6] Region-based routing algorithm for network-on-chip Architectures
    Schoenwald, Timo
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    2007 NORCHIP, 2007, : 77 - 80
  • [7] Quality of Service Routing Algorithm in the Torus-based Network on Chip
    Wang, Kun
    Wang, Changshan
    Gu, Huaxi
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 952 - +
  • [8] Modeling and Simulation of Network-on-Chip Routing Algorithm Based on OPNET
    Li, Fei
    Gao, Wanjia
    Chen, Liangchang
    Liu, Wenyi
    2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), 2020, : 323 - 327
  • [9] A Novel Routing Algorithm for Network-on-Chip
    Zhu Xiaohu
    Cao Yang
    Wang Liwei
    2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 1877 - +
  • [10] Performance evaluation of a routing algorithm based on Hopfield Neural Network for network-on-chip
    Esmaelpoor, Jamal
    Ghafouri, Abdollah
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (12) : 1963 - 1977
12345