Direct Copper Electrodeposition on a Chemical Vapor-Deposited Ruthenium Seed Layer for Through-Silicon Vias

被引:0
|
作者
Shi, Ping [1 ]
Enloe, Jack [1 ]
van den Boom, Ruud [1 ]
Sapp, Brian [2 ]
机构
[1] Atotech USA Inc, NanoFab S 353,255 Fuller Rd, Albany, NY 12203 USA
[2] SEMATECH, Albany, NY 12203 USA
关键词
NUCLEATION; RU;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Direct plating of Cu on Ru for dual damascene and high aspect ratio through-silicon via (TSV) structures requires high nucleation density and rapid coalescence of the Cu nuclei, which may be achieved by incorporating strong suppressors in the plating solution. Atotech Spherolyte plating chemistry, containing a unique strong suppressor, is able to generate a nucleation density greater than 10(12) cm(-2). No pretreatment of the Ru surface is necessary. Void-free, bottom-up fill has been repeatedly demonstrated within 40 min using this chemistry for 5 mu m x 50 mu m TSV structures without Cu seeds. Material characterizations including time-of-flight secondary ion mass spectrometry (ToF-SIMS) and electron backscatter diffraction (EBSD) analyses of the plated TSVs have been conducted and discussed.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Simulation of Copper Electrodeposition in Millimeter Size Through-Silicon Vias
    Braun, T. M.
    Josell, D.
    Deshpande, S.
    John, J.
    Moffat, T. P.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2020, 167 (16)
  • [2] Copper Electrodeposition Parameters Optimization for Through-Silicon Vias Filling
    Delbos, E.
    Omnes, L.
    Etcheberry, A.
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 109 - 118
  • [3] Vapor Deposition of Highly Conformal Copper Seed Layers for Plating Through-Silicon Vias (TSVs)
    Au, Yeung
    Wang, Qing Min
    Li, Huazhi
    Lehn, Jean-Sebastien M.
    Shenai, Deo V.
    Gordon, Roy G.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2012, 159 (06) : D382 - D385
  • [4] Pretreatment to assure the copper filling in through-silicon vias
    Wei Luo
    Junhong Zhang
    Yi Li
    Liming Gao
    Ming Li
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466
  • [5] Characterizing Transport Limitations during Copper Electrodeposition of High Aspect Ratio Through-Silicon Vias
    Akolkar, Rohan
    ECS ELECTROCHEMISTRY LETTERS, 2013, 2 (02) : D5 - D8
  • [6] Pretreatment to assure the copper filling in through-silicon vias
    Luo, Wei
    Zhang, Junhong
    Li, Yi
    Gao, Liming
    Li, Ming
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (07) : 7460 - 7466
  • [7] Thermo-Mechanical and Electrical Characterization of Through-Silicon Vias with a Vapor Deposited Polyimide Dielectric Liner
    Sapp, Brian
    Quon, Roger
    O'Connell, Christopher
    Geer, Robert
    Maekawa, Kaoru
    Sugita, Kippei
    Hashimoto, Hiroyuki
    Gracias, Alison
    Ali, Iqbal
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [8] Influence of Copper Pumping on Integrity and Stress of Through-Silicon Vias
    Su, Fei
    Pan, Xiaoxu
    Huang, Pengfei
    Guan, Yong
    Chen, Jing
    Ma, Shenglin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (08): : 1221 - 1225
  • [9] Electrochemical investigations for copper electrodeposition of through-silicon via
    Tsai, Tzu-Hsuan
    Huang, Jui-Hsiung
    MICROELECTRONIC ENGINEERING, 2011, 88 (02) : 195 - 199
  • [10] STRUCTURE OF CHEMICAL VAPOR-DEPOSITED SILICON-CARBIDE
    CHIN, J
    GANTZEL, PK
    HUDSON, RG
    THIN SOLID FILMS, 1977, 40 (JAN) : 57 - 72