SOI CMOS Technology for Quantum Information Processing A path towards quantum bits and control electronics co-integration

被引:0
|
作者
Hutin, L. [1 ]
Bertrand, B. [1 ]
Maurand, R. [2 ]
Urdampilleta, M. [3 ]
Jadot, B. [3 ]
Bohuslavskyi, R. [1 ,2 ]
Bourdet, L. [2 ]
Niquet, Y. -M. [2 ]
Jehl, X. [2 ]
Barraud, S. [1 ]
Bauerle, C. [3 ]
Meunier, T. [3 ]
Sanquer, M. [2 ]
De Franceschi, S. [2 ]
Vinet, M. [1 ]
机构
[1] CEA, Leti, Minatec Campus, Grenoble, France
[2] CEA, INAC, PHELIQS, Grenoble, France
[3] CNRS, Inst Neel, Grenoble, France
基金
欧盟地平线“2020”;
关键词
Silicon; CMOS; spin qubit; quantum computing; SOI; SPIN;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present some recent progress towards the implementation of semiconductor spin quantum bits derived from a Si CMOS technology platform. Our approach consists in developing a foundry-compatible embodiment of the basic building block of quantum information, with a strong potential for large scale co-integration of a quantum core with its mandatory classical control and readout electronics. After introducing various qubit manipulation, coupling and readout schemes, we discuss some prospects for scalability, and in particular some potential advantages of the FDSOI technology.
引用
收藏
页数:4
相关论文
共 10 条
  • [1] Development of spin quantum bits in SOI CMOS technology
    Bertrand, B.
    Hutin, L.
    Bourdet, L.
    Corna, A.
    Jadot, B.
    Bohuslavskyi, H.
    Crippa, A.
    Maurand, R.
    Barraud, S.
    Urdampilleta, M.
    Bauerle, C.
    Meunier, T.
    Sanquer, M.
    Jehl, X.
    De Francerschi, S.
    Niquet, Y. -M.
    Vinet, M.
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
  • [2] SOI technology for quantum information processing
    De Franceschi, S.
    Hutin, L.
    Maurand, R.
    Bourdet, L.
    Bohuslavskyi, H.
    Corna, A.
    Kotekar-Patil, D.
    Barraud, S.
    Jehl, X.
    Niquet, Y. -M.
    Sanquer, M.
    Vinet, M.
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [3] Cryogenic Temperature Characterization of a 28-nm FD-SOI Dedicated Structure for Advanced CMOS and Quantum Technologies Co-Integration
    Galy, P.
    Lemyre, J. Camirand
    Lemieux, P.
    Arnaud, F.
    Drouin, D.
    Pioro-Ladriere, M.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 594 - 600
  • [4] Monolithic Integration of Silicon Quantum Photonics and Electronics in a 45nm SOI CMOS Foundry Platform
    Kramnik, Danielius
    Wang, Imbert
    Cabanillas, Josep M. Fargas
    Ramesh, Anirudh
    Gluhovic, Dorde
    Buchbinder, Sidney
    Zarkos, Panagiotis
    Adamopoulos, Christos
    Kumar, Prem
    Popovic, Milos A.
    Stojanovic, Vladimir M.
    2024 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2024,
  • [5] 28nm Fully-Depleted SOI Technology: Cryogenic Control Electronics for Quantum Computing
    Bohuslavskyi, H.
    Barraud, S.
    Casse, M.
    Barral, V.
    Bertrand, B.
    Hutin, L.
    Arnaud, F.
    Galy, P.
    Sanquer, M.
    De Franceschi, S.
    Vinet, M.
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 143 - 144
  • [6] All-Electrical Control of a Hybrid Electron Spin/Valley Quantum Bit in SOI CMOS Technology
    Bourdet, Leo
    Hutin, Louis
    Bertrand, Benoit
    Corna, Andrea
    Bohuslavskyi, Heorhii
    Amisse, Anthony
    Crippa, Alessandro
    Maurand, Romain
    Barraud, Sylvain
    Urdampilleta, Matias
    Baeuerle, Christopher
    Meunier, Tristan
    Sanquer, Marc
    Jehl, Xavier
    De Franceschi, Silvano
    Niquet, Yann-Michel
    Vinet, Maud
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 5151 - 5156
  • [7] All-Electrical Control of a Hybrid Electron Spin/Valley Quantum Bit in SOI CMOS Technology
    Hutin, L.
    Bourdet, L.
    Bertrand, B.
    Corna, A.
    Bohuslavskyi, H.
    Amisse, A.
    Crippa, A.
    Maurand, R.
    Barraud, S.
    Urdampilleta, M.
    Bauerle, C.
    Meunier, T.
    Sanquer, M.
    Jehl, X.
    De Franceschi, S.
    Niquet, Y. -M.
    Vinet, M.
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 125 - 126
  • [8] Impact of co-integration on the performance of full CMOS based Hybrid SET-FET circuits for scalable quantum computing using FinFET technologies
    Singh, Sujit Kumar
    Sharma, Deepesh
    Srinivasan, P.
    Dixit, Abhisek
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 472 - 474