Unified data path allocation and BIST intrusion

被引:1
|
作者
Olcoz, K [1 ]
Tirado, F [1 ]
Mecha, H [1 ]
机构
[1] Univ Complutense, Dept Comp Architecture & Automat Control, E-28040 Madrid, Spain
关键词
high-level synthesis for testability; synthesis for BIST; automatic synthesis of testable data paths; allocation of testable data paths;
D O I
10.1016/S0167-9260(99)00012-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper deals with an approach to the automatic synthesis of self-testable data paths. A self-testable data path contains some test registers that increase its area. Classical approaches synthesizing minimum area data paths and then adding minimum number of test registers to it do not lead to data paths with minimum global area. Testability consideration during synthesis makes design search more efficient and hence can possibly find self-testable data paths with minimum area. We present a model to evaluate the testability of data paths that is used when data path allocation is being done. Moreover, we propose some heuristics that guide the design space search during allocation, to save exploration time. When each allocation decision has to be made, an implementation alternative is chosen according to the area and testability increments that the alternative produces, so that the area is only increased when the testability gain is worth it. (C) 1999 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:55 / 99
页数:45
相关论文
共 50 条
  • [1] Register allocation with simultaneous BIST intrusion
    Olcoz, K
    Tirado, JF
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 99 - 106
  • [2] Redundant transformations for BIST testability metrics-based data path allocation
    Yang, LT
    Muzio, J
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 119 - 123
  • [3] A high-level data path allocation algorithm based on BIST testability metrics
    Yang, LT
    Muzio, J
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 232 - 236
  • [4] Data path synthesis for BIST with low area overhead
    Li, XW
    Cheung, PYS
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 275 - 278
  • [5] Data path BIST synthesis with optimized test resources
    Li, XW
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 706 - 710
  • [6] Allocation Techniques for Reducing BIST Area Overhead of Data Paths
    Ishwar Parulkar
    Sandeep K. Gupta
    Melvin A. Breuer
    Journal of Electronic Testing, 1998, 13 : 149 - 166
  • [7] Allocation techniques for reducing BIST area overhead of data paths
    Parulkar, I
    Gupta, SK
    Breuer, MA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 149 - 166
  • [8] Allocation techniques for reducing BIST area overhead of data paths
    Parulkar, Ishwar
    Gupta, Sandeep K.
    Breuer, Melvin A.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 13 (02): : 149 - 166
  • [9] Exploiting test resource optimization in data path synthesis for BIST
    Li, XW
    Cheung, PYS
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 342 - 343
  • [10] ALLOCATION OF MULTIPORT MEMORIES IN DATA PATH SYNTHESIS
    BALAKRISHNAN, M
    MAJUMDAR, AK
    BANERJI, DK
    LINDERS, JG
    MAJITHIA, JC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (04) : 536 - 540