共 50 条
- [1] Embedded Software Verification Using Symbolic Execution and Uninterpreted Functions International Journal of Parallel Programming, 2006, 34 : 61 - 91
- [2] Verification using uninterpreted functions and finite instantiations FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 218 - 232
- [3] Verification of scheduling in the presence of loops using uninterpreted symbolic simulation Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 458 - 466
- [4] VERIFICATION OF PROTOCOLS USING SYMBOLIC EXECUTION COMPUTER NETWORKS AND ISDN SYSTEMS, 1978, 2 (4-5): : 351 - 360
- [5] Using symbolic simulation and weakening abstraction for formal verification of embedded software PROCEEDINGS OF THE 10TH IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND APPLICATIONS, 2006, : 334 - +
- [8] Using dynamic symbolic execution to improve deductive verification MODEL CHECKING SOFTWARE, PROCEEDINGS, 2008, 5156 : 9 - 25
- [9] Full contract verification for ATL using symbolic execution Software & Systems Modeling, 2018, 17 : 815 - 849
- [10] USING SYMBOLIC EXECUTION FOR VERIFICATION OF ADA TASKING PROGRAMS ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1990, 12 (04): : 643 - 669