Hardware-software partitioning at the knowledge level

被引:0
|
作者
López-Vallejo, ML
López, JC
Iglesias, CA
机构
[1] Univ Politecn Madrid, ETSI Telecomun, Dept Ingn Elect, E-28040 Madrid, Spain
[2] Univ Politecn Madrid, ETSI Telecomun, Dept Ingn Telemat, E-28040 Madrid, Spain
关键词
hardware-software co-design; system partitioning; knowledge based systems; commonKADS; propose and revise PSM;
D O I
10.1023/A:1008323819235
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Hardware-software co-design addresses the development of complex heterogeneous systems looking for the best tradeoffs among the different solutions. The basic idea is to combine the hardware and software design cycles. This article shows how knowledge-based techniques can be used to solve the hardware-software partitioning problem, the co-design task that makes the decision on the best implementation of the different components of a digital system. In particular, a fuzzy-logic-based expert system, SHAPES, has been developed based on the CommonKADS methodology. This tool takes advantage of two important artificial intelligence bases: the use of an expert's knowledge in the decision-making process and the possibility of dealing with imprecise and usually uncertain values by the definition of fuzzy magnitudes. Expert system construction has adopted a knowledge modeling approach, following the knowledge level and knowledge separation principles. This expertise model is the center of the knowledge-based system development. It is based in the problem-solving method Propose and Revise with a previous heuristic classification.
引用
收藏
页码:173 / 184
页数:12
相关论文
共 50 条
  • [1] Hardware-Software Partitioning at the Knowledge Level
    Marisa Loisa López-Vallejo
    Joan Carlos López
    Carlos Argel Iglesias
    Applied Intelligence, 1999, 10 : 173 - 184
  • [2] A knowledge-based system for hardware-software partitioning
    Lopez, ML
    Iglesias, CA
    Lopez, JC
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 914 - 915
  • [3] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [4] Hardware-software partitioning in embedded system
    Arató, P
    Juhász, S
    Mann, ZA
    Orbán, A
    Papp, D
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 197 - 202
  • [5] Genetic algorithms in hardware-software partitioning
    Purnaprajna, M
    Reformat, M
    Pedrycz, W
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 123 - 129
  • [6] HOW TO MINIMIZE HARDWARE-SOFTWARE PARTITIONING RISKS
    BRODERICK, WJ
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (22): : 21 - 22
  • [7] Hardware-software partitioning: A case for constraint satisfaction
    Mitra, RS
    Basu, A
    IEEE INTELLIGENT SYSTEMS & THEIR APPLICATIONS, 2000, 15 (01): : 54 - 63
  • [8] Neural network optimization for hardware-software partitioning
    Ma, Tianyi
    Wang, Xinglan
    Li, Zhiqiang
    ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 3, PROCEEDINGS, 2006, : 423 - +
  • [9] Interface optimization during hardware-software partitioning
    Freund, L
    Dupont, D
    Israel, M
    Rousseau, F
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 75 - 79
  • [10] Partitioning for minimal memory in hardware-software codesign
    Park, D
    Shin, H
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 647 - 650