GOAHEAD: A Partial Reconfiguration Framework

被引:75
|
作者
Beckhoff, Christian [1 ]
Koch, Dirk [1 ]
Torresen, Jim [1 ]
机构
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
关键词
D O I
10.1109/FCCM.2012.17
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Exploiting the benefits of partial run-time reconfiguration requires efficient tools. In this paper, we introduce the tool GOAHEAD that is able to implement run-time reconfigurable systems for all recent Xilinx FPGAs. This includes in particular support for low cost and low power Spartan-6 FPGAs. GoAhead assists during floorplanning and automates the constraint generation. It interacts with the Xilinx vendor tools and triggers the physical implementation phases all the way down to the final configuration bitstreams. GOAHEAD enables the building of flexible systems for integrating many reconfigurable modules very efficiently into a system. The tool targets (re) usability, portability to future devices, and migration paths among reconfigurable systems featuring different FPGAs or even FPGA families. Moreover, it provides a scripting interface and all features can be accessed remotely.
引用
收藏
页码:37 / 44
页数:8
相关论文
共 50 条
  • [1] BUILDING PARTIAL SYSTEMS WITH GOAHEAD
    Beckhoff, Christian
    Wold, Alexander
    Fritzell, Anders
    Koch, Dirk
    Torresen, Jim
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [2] A SIMPLE FRAMEWORK FOR DYNAMIC PARTIAL RECONFIGURATION
    Kvas, Marek
    Valach, Sobeslav
    ANNALS OF DAAAM FOR 2009 & PROCEEDINGS OF THE 20TH INTERNATIONAL DAAAM SYMPOSIUM, 2009, 20 : 1613 - 1614
  • [3] A Framework for Effective Exploitation of Partial Reconfiguration in Dataflow Computing
    Cattaneo, Riccardo
    Niu, Xinyu
    Pilato, Christian
    Becker, Tobias
    Luk, Wayne
    Santambrogio, Marco D.
    2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [4] An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems
    Papadimitriou, Kyprianos
    Anyfantis, Antonis
    Dollas, Apostolos
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (06) : 1642 - 1651
  • [5] A multilayer framework supporting autonomous run-time partial reconfiguration
    Tan, Heng
    DeMara, Ronald F.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (05) : 504 - 516
  • [6] Partial dynamic reconfiguration framework for FPGA: A survey with concepts, constraints and trends
    Phani, T. Siva Sankar
    Arumalla, Anitha
    Prakash, M. Durga
    MATERIALS TODAY-PROCEEDINGS, 2021, 46 : 3704 - 3711
  • [7] A flexible soft error mitigation framework leveraging dynamic partial reconfiguration technology
    Bai, Jiyuan
    Wang, Xiang
    Zhao, Zifeng
    Zhang, Zikang
    Cai, Chang
    Chen, Gengsheng
    MICROELECTRONICS RELIABILITY, 2024, 153
  • [8] A Self-partial Reconfiguration Framework with Configuration Data Compression for Intel FPGAs
    Fukui, Shota
    Kawamata, Yuichi
    Shibata, Yuichiro
    COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS 2019), 2020, 993 : 442 - 452
  • [9] A versatile framework for FPGA field updates: An application of partial self-reconfiguration
    Fong, RJ
    Harper, SJ
    Athanas, PM
    14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2003, : 117 - 123
  • [10] Partial reconfiguration on FPGAs
    Koch, D., 1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (153 LNEE):