PACENet: Energy Efficient Acceleration for Convolutional Network on Embedded Platform

被引:0
|
作者
Kulkarni, Adwaya [1 ]
Abtahi, Tahmid [1 ]
Shea, Colin [1 ]
Kulkarni, Amey [1 ]
Mohsenin, Tinoosh [1 ]
机构
[1] Univ Maryland Baltimore Cty, Dept Comp Sci & Elect Engn, Baltimore, MD 21228 USA
基金
美国国家科学基金会;
关键词
Energy efficient; Domain-specific many-core; Convolutional Neural Network (CNN); Accelerator; Machine Learning;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Lightweight convolutional neural network (CNN) on tiny embedded platforms can offer energy efficient solution for today's IoT devices. However, CNN implementation on embedded system faces processing bottleneck in convolutional layers and memory storage issues in fully connected layers. In past years, heterogeneous acceleration, where compute intensive tasks are performed on kernel specific cores, has gained attention. In this paper we propose, a domain specific and programmable accelerator "PACENet" Programmable many-core ACcElerator for convolution neural Network architecture. It consists of neural network kernel specific instruction set architecture such as convolution, maxpool and relu. To demonstrate efficiency of the proposed PACENet, we implemented ResNet-20 for CIFAR-10 dataset, where PACENet performs convolution layer, Relu activations, Maxpool layer, and fully-connected layer. We also implemented ResNet-20 for CIFAR-10 dataset on NVIDIA TX1 mobile GPU platform using Tensorflow and cuDNN libraries. Compared to NVIDIA TX1 platform implementation PACENet platform implementation performs 1.4x to 4.5x faster and saves 2.8x to 9x energy consumption respectively. PACENet achieves 2.9x to 9.3x higher throughput per watt as compared to TX1 platform implementation
引用
收藏
页码:448 / 451
页数:4
相关论文
共 50 条
  • [1] NeuroPower: Designing Energy Efficient Convolutional Neural Network Architecture for Embedded Systems
    Loni, Mohammad
    Zoljodi, Ali
    Sinaei, Sima
    Daneshtalab, Masoud
    Sjodin, Mikael
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: THEORETICAL NEURAL COMPUTATION, PT I, 2019, 11727 : 208 - 222
  • [2] A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator
    Chen, Xiaobai
    Yu, Zhiyi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1408 - 1412
  • [3] Going Deeper with Embedded FPGA Platform for Convolutional Neural Network
    Qiu, Jiantao
    Wang, Jie
    Yao, Song
    Guo, Kaiyuan
    Li, Boxun
    Zhou, Erjin
    Yu, Jincheng
    Tang, Tianqi
    Xu, Ningyi
    Song, Sen
    Wang, Yu
    Yang, Huazhong
    PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), 2016, : 26 - 35
  • [4] A Mixed-Pruning Based Framework for Embedded Convolutional Neural Network Acceleration
    Chang, Xuepeng
    Pan, Huihui
    Lin, Weiyang
    Gao, Huijun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (04) : 1706 - 1715
  • [5] Research on quantitative inference acceleration technology of Convolutional Neural Network for ARM Platform
    Wang, Xuqiang
    Zhang, Qianyi
    Yang, Yifan
    Zong, Xiangrui
    2022 16TH IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP2022), VOL 1, 2022, : 208 - 211
  • [6] SAF-CNN:A Sparse Acceleration Framework of Convolutional Neural Network for Embedded FPGAs
    Xie K.
    Yi D.
    Liu Y.
    Liu H.
    He X.
    Gong C.
    Lu Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (05): : 1053 - 1072
  • [7] DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs
    Wang, Dong
    Xu, Ke
    Guo, Jingning
    Ghiasi, Soheil
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4867 - 4880
  • [8] Morph-GCNX: A Universal Architecture for High-Performance and Energy-Efficient Graph Convolutional Network Acceleration
    Wang, Ke
    Zheng, Hao
    Li, Jiajun
    Louri, Ahmed
    IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2024, 9 (02): : 115 - 127
  • [9] Energy-efficient acceleration of convolutional neural networks using computation reuse
    Ghanbari, Azam
    Modarressi, Mehdi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 126
  • [10] Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics
    Shiflett, Kyle
    Karanth, Avinash
    Bunescu, Razvan
    Louri, Ahmed
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 860 - 873