A small and effective data cache for real-time multitasking systems

被引:1
|
作者
Segarra, Juan [1 ]
Rodrigues, Clemente [2 ]
Gran, Ruben [1 ]
Aparicio, Luis C. [1 ]
Vinals, Victor [1 ]
机构
[1] Univ Zaragoza, Dpt Informat & Ingn Sistemas, E-50009 Zaragoza, Spain
[2] Univ Basque Country, Dept Arquitectura & Tecnol Comp, Bilbao, Spain
关键词
INSTRUCTION CACHE;
D O I
10.1109/RTAS.2012.11
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In multitasking real-time systems, the WCET of each task and also the effects of interferences between tasks in the worst-case scenario need to be calculated. This is especially complex with data caches. In this paper, we propose a small instruction-driven data cache (256 bytes) that effectively exploits locality. It works by preselecting a subset of memory instructions that will have data cache replacement permission. Selection of such instructions is based on data reuse theory. Since each selected memory instruction replaces its own data cache line, it prevents pollution and performance in tasks becomes independent of the size of the associated data structures. We have modeled several memory configurations using the Lock-MS WCET analysis method. Our results show that, on average, our data cache effectively services 88% of program data. Such results translate into doubling the performance of the tested real-time multitasking experiments, which (increasing from 75 to 89%) approaches the ideal case of always hitting in instruction and data caches. Additionally, we show that using partitioning on our proposed hardware only provides marginal benefits.
引用
收藏
页码:45 / 54
页数:10
相关论文
共 50 条
  • [1] Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems
    Aparicio, Luis C.
    Segarra, Juan
    Rodriguez, Clemente
    Vinals, Victor
    16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 319 - 328
  • [2] Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems
    Ding, Huping
    Liang, Yun
    Mitra, Tulika
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [3] Data caches in multitasking hard real-time systems
    Vera, X
    Lisper, B
    Xue, JL
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 154 - 165
  • [4] Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems
    Aparicio, Luis C.
    Segarra, Juan
    Rodriguez, Clemente
    Vinals, Victor
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (07) : 695 - 706
  • [5] Low-complexity algorithms for static cache locking in multitasking hard real-time systems
    Puaut, I
    Decotigny, D
    23RD IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2002, : 114 - 123
  • [6] Using Dynamic, Full Cache Locking and Genetic Algorithms for Cache Size Minimization in Multitasking, Preemptive, Real-Time Systems
    Marti Campoy, Antonio
    Rodriguez-Ballester, Francisco
    Ors Carot, Rafael
    THEORY AND PRACTICE OF NATURAL COMPUTING, 2013, 8273 : 157 - 168
  • [7] A Stack Cache for Real-Time Systems
    Schoeberl, Martin
    Nielsen, Carsten
    2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2016), 2016, : 150 - 157
  • [8] Cache invalidation scheme for mobile computing systems with real-time data
    Yuen, Joe Chun-Hung
    Chan, Edward
    Lam, Kam-Yiu
    Leung, H.W.
    SIGMOD Record (ACM Special Interest Group on Management of Data), 2000, 29 (04): : 34 - 39
  • [9] Cache invalidation scheme for mobile computing systems with real-time data
    Yuen, JCH
    Chan, E
    Lam, KY
    Leung, HW
    SIGMOD RECORD, 2000, 29 (04) : 34 - 39
  • [10] Improving the Configuration of the Predictable ACDC Data Cache for Real-Time Systems
    Segarra, Juan
    Marti-Campoy, Antonio
    IEEE ACCESS, 2022, 10 : 132708 - 132724