Power and signal integrity improvement in ultra high-speed current mode logic

被引：0

作者：

Ha, H ^{[1
]}

Brewer, F ^{[1
]}

机构：

[1] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Current mode (ECL) logic has long been the option of choice in those applications requiring logic functions at multigigahertz rates. This trend continues despite the obvious very high static power consumption and small signal swing characterizing this logic. In this work we investigate a simple mechanism for Low-Voltage-Swing Logic (LVSL) to greatly reduce the power requirement of a CML logic subsystem while improving the reliability and signal integrity. For the presented circuits operating at 5 GHz, 50% power reduction is achieved while improving the signal integrity.

引用

页码：525 / 528

页数：4

共 50 条

[1] Power and signal integrity improvement in ultra high-speed current mode logic
Ha, Hien
Brewer, Forrest
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[2] HIGH-SPEED CURRENT MODE LOGIC FOR LSI
COOPERMAN, M
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (07): : 626 - 635
[3] Improvement of Power and Signal Integrity through Layer Assignment in High-Speed Memory Systems
Weng, Pei-Yang
Cheng, Chi-Hsuan
Wu, Tzong-Lin
Chen, Carol
Chen, James
Kuo, Evelyn
Liao, Chun-Lin
Mutnury, Bhyrav
2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
[4] Compact Planar Electromagnetic Bandgap Structure for Signal and Power Integrity Improvement in High-Speed Circuits
Bansode M.R.
Rathod S.S.
Progress In Electromagnetics Research M, 2022, 114 : 233 - 243
[5] Compact Planar Electromagnetic Bandgap Structure for Signal and Power Integrity Improvement in High-Speed Circuits
Bansode, Manisha R.
Rathod, Surendra S.
PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2022, 114 : 233 - 243
[6] Enhancement of signal integrity and power integrity with embedded capacitors in high-speed packages
Srinivasan, K.
Muthana, P.
Mandrekar, R.
Engin, E.
Choi, J.
Swaminathan, M.
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 284 - +
[7] Measurement Analysis and Improvement Technique of Signal Integrity for High-Speed Connectors
Lin, Han-Nien
Huang, Yu-Chieh
Lin, Ming-Shan
Kung, Tzu-Wen
2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 609 - 612
[8] An improved current mode logic latch for high-speed applications
Kumawat, Mahesh
Upadhyay, Abhishek Kumar
Sharma, Sanjay
Kumar, Ravi
Singh, Gaurav
Vishvakarma, Santosh Kumar
INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (13)
[9] Low-Power High-Speed Current Mode Logic Using Tunnel-FETs
Tsai, Wei-Yu
Liu, Huichu
Li, Xueqing
Narayanan, Vijaykrishnan
2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
[10] Signal and Power Integrity Analysis of High-Speed Links with Silicon Interposer
Beyene, Wendemagegnehu
Juneja, Nitin
Hahm, Yeon-Chang
Kollipara, Ravi
Kim, Joohee
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1708 - 1715

← 1 2 3 4 5 →