共 50 条
- [1] Wafer bonding for 3D integration of MEMS/CMOS RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/ MOEMS V, 2006, 6111
- [2] 3D Integration of CMOS and MEMS using Mechanically Flexible Interconnects (MFI) and Through Silicon Vias (TSV) 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 822 - 828
- [3] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
- [4] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration Microsystem Technologies, 2012, 18 : 1065 - 1075
- [5] Simulation in 3D Integration and TSV 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
- [6] Extreme Wafer Thinning and nano-TSV processing for 3D Heterogeneous Integration 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 42 - 48
- [8] Exploring the 3D integration technology for CMOS image sensors 2013 IEEE 11TH INTERNATIONAL WORKSHOP OF ELECTRONICS, CONTROL, MEASUREMENT, SIGNALS AND THEIR APPLICATION TO MECHATRONICS (ECMSM), 2013,
- [9] Challenges and capabilities of 3D integration in CMOS imaging sensors 49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 54 - 56
- [10] Monolithic Integration of III-V HEMT and Si-CMOS through TSV-less 3D Wafer Stacking 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 560 - 565