A novel dual-polarity device with symmetrical/asymmetrical S-Type I-V characteristics for ESD protection design

被引：25

作者：

Salcedo, JA ^{[1
]}

Liou, JJ ^{[1
]}

机构：

[1] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2006年 / 27卷 / 01期

关键词：

charge-pump ICs; dual-polarity conduction; electrostatic discharge (ESD); S-type I-V characteristics;

D O I：

10.1109/LED.2005.861601

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel and compact device with adjustable forward and reverse conductions and symmetrical/asymmetrical I-V characteristics for ESD (electrostatic discharge) applications is presented. The device allows for the dual-polarity conduction with the proper selection of blocking junction configurations. This design enables high-level ESD protections for various mixed-signal integrated circuits operating under a wide range of symmetrical and asymmetrical bias conditions.

引用

页码：65 / 67

页数：3

共 8 条

[1] Design Optimization of Adjustable Triggering Dual-Polarity ESD Protection Structures
Liu, Jian
Lin, L.
Wang, X.
Shi, Z.
Fan, S.
Tang, H.
Wang, A.
Cheng, Y.
Zhao, B.
2010 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2010, : 149 - 152
[2] ESD protection device with dual-polarity conduction and high blocking voltage realized in CMOS process
1600, Institute of Electrical and Electronics Engineers Inc., United States (35):
[3] An ESD robust high holding voltage dual-direction SCR with symmetrical I-V curve by inserting a floating P plus in PWell
Chen, Xijun
Wang, Yang
Jin, Xiangliang
Zhou, Zijie
Lu, Jun
Jia, Dandan
SOLID-STATE ELECTRONICS, 2019, 160
[4] Novel Symmetrical Dual-Directional SCR With p-Type Guard Ring for High-Voltage ESD Protection
Du, Feibo
Chang, Kuan-Chang
Lin, Xinnan
Hou, Fei
Chen, Le
Luo, Xun
Liu, Zhiwei
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (08) : 4164 - 4167
[5] Improved I-V characteristics of polysilicon thin film transistors with novel dual-buffer drain structure
Yeh, Ching-Fa
Chern, Chyi-Hsiang
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1994, 33 (1 B): : 643 - 648
[6] Quantum Analytical Modeling for Device Parameters and I-V Characteristics of Nanoscale Dual-Material Double-Gate Silicon-on-Nothing MOSFET
Shee, Sharmistha
Bhattacharyya, Gargee
Sarkar, Subir Kumar
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (08) : 2697 - 2704
[7] A novel method for measuring carrier lifetime and capture cross-section by using the negative resistance I-V characteristics of a barrier-type thyristor
Li Hairong
Li Siyuan
JOURNAL OF SEMICONDUCTORS, 2010, 31 (08)
[8] A novel method for measuring carrier lifetime and capture cross-section by using the negative resistance I-V characteristics of a barrier-type thyristor
李海蓉
李思渊
半导体学报, 2010, 31 (08) : 65 - 69

← 1 →