MCU Interface Based Golay Coder & Decoder in SoC Realization

被引:0
|
作者
Deng Chunjian [1 ]
Li Wensheng [1 ]
Zhou Yanming [1 ]
Lv yi [1 ]
Renze, Luo [1 ]
机构
[1] Univ Elect Sci & Technol China, Zhongshan Inst, Chengdu, Peoples R China
关键词
D O I
10.1109/IITA.2008.230
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An error-correction coding solution, MCU interface based (23,12,7) Golay coder and decoder for intelligent home wireless communication system in SoC realization is given. The solution presents a function module partition method, and gives an analytical method for function units based on mathematical model to illuminate the coding principle. The whole solution provides a software and hardware cooperative interface, a convenient access interface for MCU, can either be packaged as a part of a complex system or a single module in SoC design. The design has passed RTL verification and FPGA verification, either provides a cost-effective solution for the requirement integrated the function module in communication system and communication chips or presents a reuse design method in SoC.
引用
收藏
页码:234 / 238
页数:5
相关论文
共 50 条
  • [1] Design and Realization of Communication Module of LXI Data Interface Based on MCU
    Zhao Jian
    Li Bo
    Yan Shen
    Shi Yujuan
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 870 - 874
  • [2] Software of Golay decoder based on C++ Builder
    Guo Lijuan
    Duan Xiushen
    Sun Shiyu
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II, 2007, : 405 - 407
  • [3] New arithmetic coder/decoder architectures based on pipelining
    Osorio, RR
    Bruguera, JD
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 106 - 115
  • [4] Realization and optimization of H.264 decoder for dual-core soc
    Chen, Jia-Ming
    Chen, Chiu-Ling
    Luo, Jian-Liang
    Cheng, Po-Wen
    Yu, Chia-Hao
    Tseng, Shau-Yin
    Shih, Wei-Kuan
    SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2007, : 309 - +
  • [5] The Realization of Coder and Decoder of High Speed (2,1,7) Convolutional Code by Using FPGA
    Jiao, Heng
    INTERNATIONAL CONFERENCE ON MECHANISM SCIENCE AND CONTROL ENGINEERING (MSCE 2014), 2014, : 629 - 633
  • [6] Technology realization of a fuze laser setter based on MCU
    Li, W
    He, Z
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 3285 - 3288
  • [7] Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
    Gao, Gugang
    Cao, Peng
    Yang, Jun
    Shi, Longxing
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08): : 1654 - 1666
  • [8] Ethernet Interface Design Based on 51 MCU
    Yin, Zhijian
    Li, Wei
    2013 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND APPLICATIONS (CSA), 2013, : 171 - 174
  • [9] Design and realization of digital audio equalizer based on MCU and FPAA
    Zhou Ping Liu Zhuo Xia Liang Guilin University of Electronic Technology Guilin China Delft University of Technology Holand
    仪器仪表学报, 2008, (03) : 483 - 486
  • [10] Design and realization of digital audio equalizer based on MCU and FPAA
    Zhou, Ping
    Liu, Zhuo
    Xia, Liang
    Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2008, 29 (03): : 483 - 486