Optimization of the Microwave Induced Plasma System for Failure Analysis in Integrated Circuit Packaging

被引:3
|
作者
Tang, J. [1 ,2 ]
Schelen, J. B. J. [3 ]
Beenakker, C. I. M. [2 ]
机构
[1] Delft Univ Technol, Mat Innovat Inst, POB 5053, NL-2600 GB Delft, Netherlands
[2] Delft Inst Microsyst & Nanoelect, Lab Elect Components Technol Mat, Delft, Netherlands
[3] Delft Univ Technol, Div Elect & Mech Support, Delft, Netherlands
关键词
CYLINDRICAL TM010 CAVITY; HELIUM; ARGON;
D O I
10.1109/ICEPT.2010.5582713
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Decapsulation of plastic Integrated Circuit (IC) packages is an important step in package level failure analysis. In this paper, optimization of a Microwave Induced Plasma (MIP) system for plastic IC package decapsulation is described. An improvement on the microwave coupling of the MIP system is achieved and microwave power reflection is reduced from more than 50% to less than 15%. Results on oxygen plasma etching of IC package samples showed that decapsulation by only oxygen plasma is not practical. Results on oxygen and carbontetrafluoride mixture plasma showed an etch rate of 0.55 mm(3)/min at 390 degrees C effluent temperature. High selectivity ensured the copper wires to be intact after decapsulation. Parameters that affect plasma etching performance are discussed and results are shown to prove the high efficiency of this MIP decapsulation method.
引用
收藏
页码:1034 / 1038
页数:5
相关论文
共 50 条
  • [1] Failure Analysis of Au-Ge Solder in Microwave Circuit Packaging
    Ma, Lili
    Huang, Xinglin
    Zha, Jie
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 946 - +
  • [2] Plasma Etching for Failure Analysis of Integrated Circuit Packages
    Tang, J.
    Schelen, J. B. J.
    Beenakker, C. I. M.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 913 - 918
  • [3] PACKAGING AN X-BAND MICROWAVE INTEGRATED CIRCUIT
    GRANBERR.DS
    STERLING, CE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 429 - &
  • [4] FAILURE ANALYSIS OF A BIPOLAR INTEGRATED CIRCUIT
    Sheng Xing
    Peng Kewu
    Zhang Zhengyuan
    Liu Luncai
    Liu Fan
    Wu Lina
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [5] Faster material removal for failure analysis in circuit packaging
    不详
    ADVANCED MATERIALS & PROCESSES, 2011, 169 (07): : 8 - 9
  • [6] Optimization Parameters of Installation Automatic Die Bonding Machine for Integrated Circuit Packaging
    Nanthavittayaporn, Tanatpol
    Ugsornrat, Kessararat
    Klaitabtim, Don
    Buathong, Pirapat
    2018 15TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2018, : 270 - 273
  • [7] An Advanced Integrated Circuit Analysis System
    Keyes, Edward
    Abt, Jason
    ISTFA 2006, 2006, : 398 - 401
  • [8] Integrated Circuit Packaging Defect Analysis and Deep Learning Detection Method
    Liu, Fei
    Wang, Heng
    Feng, Pingfa
    Zeng, Long
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (09): : 1707 - 1719
  • [9] The failure analysis of the integrated circuit chip in high shock
    Xu, P
    Zu, J
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 5617 - 5619
  • [10] Integrated Infrared Failure Analysis of Printed Circuit Boards
    Miles, J. J.
    Zelak, C. R.
    Kliman, J. M.
    Sunderland, J. E.
    JOURNAL OF ELECTRONIC PACKAGING, 1995, 117 (04) : 288 - 293