An Improved Direct Digital Synthesizer Using Hybrid Wave Pipelining and CORDIC algorithm for Software Defined Radio

被引:7
|
作者
Madheswaran, M. [1 ]
Menakadevi, T. [2 ]
机构
[1] Muthayammal Engn Coll, Ctr Res & Dev, Rasipuram 637408, India
[2] Adhiyamaan Coll Engn, Dept ECE, Hosur 635109, India
关键词
Software defined radio; Direct digital synthesis; Hybrid wave pipelining; CORDIC; VLSI; ROM-LESS ARCHITECTURE; FREQUENCY-SYNTHESIZER; CLOCK FREQUENCY; INTERPOLATION;
D O I
10.1007/s00034-012-9495-x
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The improved Direct Digital Synthesizer (DDS) using the Hybrid Wave Pipelining (HWP) technique and COordinate Rotation DIgital Computer (CORDIC) algorithm for Software Defined Radio (SDR) is presented in this paper. In order to achieve high throughput, the hybrid wave pipelining technique is adopted. The HWP can be used to speed up the circuits without insertion of storage elements. The CORDIC algorithm is used for phase-to-amplitude conversion and utilized for dynamic transformation rather than Read Only Memory (ROM) static addressing. The frequency resolution and phase resolution are achieved as 0.023 Hz and 0.088 degree, respectively, at the maximum operating frequency of 199.288 MHz for the proposed DDS architecture. The spectral purity of the proposed design has been improved to 114 dBc with a throughput of 94 %. This paper is focused on the design and implementation of DDS using hybrid wave pipelining with CORDIC approach to target on Xilinx Spartan 3 (XC3S400-5PQ208) Field Programmable Gate Array (FPGA) with a speed grade of -5. The proposed DDS design reduces the gate count from 49.4 % to 18.2 % as compared to the conventional pipelined Read Only Memory Look Up Table (ROMLUT) DDS method. The throughput of the proposed method has been improved from 78 % to 94 % and 55 % of total power reduction as compared with conventional DDS. The performance of the improved DDS architecture is compared with several existing DDS architectures and it is found that the present design is outperforming and can be used for software defined radios.
引用
收藏
页码:1219 / 1238
页数:20
相关论文
共 50 条
  • [1] An Improved Direct Digital Synthesizer Using Hybrid Wave Pipelining and CORDIC algorithm for Software Defined Radio
    M. Madheswaran
    T. Menakadevi
    Circuits, Systems, and Signal Processing, 2013, 32 : 1219 - 1238
  • [2] An area optimized direct digital frequency synthesizer based on improved hybrid CORDIC algorithm
    Xin, Ru
    Zhang, Xiao-tong
    Li, Han
    Wang, Qin
    Li, Zhan-cai
    PROCEEDINGS OF 2007 INTERNATIONAL WORKSHOP ON SIGNAL DESIGN AND ITS APPLICATIONS IN COMMUNICATIONS, 2007, : 243 - +
  • [3] FPGA Architecture for OFDM Software Defined Radio with an optimized Direct Digital Frequency Synthesizer
    Ali, Hazrat
    Zhou, Xianwei
    Iqbal, Khalid
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [4] Realization of Subspace-Based Digital Beamformer Using CORDIC Algorithm Based on Software Defined Radio Architecture
    Lin, You-Rong
    Mar, Jeich
    2009 IEEE 20TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, 2009, : 798 - 802
  • [5] A direct digital frequency synthesizer based on CORDIC algorithm implemented with FPGA
    Wang, Y
    Zhu, KJ
    Min, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 832 - 835
  • [6] The Design of Direct Digital Synthesizer Based On Cordic Algorithm and FPGA Implementation
    Zhang, Xian
    Zhao, Xinghua
    Zhou, Binquan
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE & APPLICATION TECHNOLOGY (ICCIA 2016), 2016, 56 : 122 - 126
  • [7] VLSI Design and Implementation of Efficient Software Defined Radio using Optimized Quadrature Direct Digital Frequency Synthesizer on FPGA
    Vishnu, G.
    Karthik, P.
    Jabeen, Fathima
    SECOND INTERNATIONAL SYMPOSIUM ON COMPUTER VISION AND THE INTERNET (VISIONNET'15), 2015, 58 : 414 - 421
  • [8] Low-Power and High-SFDR Direct Digital Frequency Synthesizer Based on Hybrid CORDIC Algorithm
    Sung, Tze-Yun
    Ko, Lyu-Ting
    Hsin, Hsi-Chin
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 249 - +
  • [9] FPGA Implementation of Pipelined CORDIC Based Quadrature Direct Digital Synthesizer with Improved SFDR
    Prasad, N.
    Swain, Ayas Kanta
    Mahapatra, K. K.
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 756 - 760
  • [10] Software Defined Radio (SDR) and Direct Digital Synthesizer (DDS) for NMR/MRI Instruments at Low-Field
    Asfour, Aktham
    Raoof, Kosai
    Yonnet, Jean-Paul
    SENSORS, 2013, 13 (12): : 16245 - 16262