A direct digital frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC

被引:0
|
作者
Ni, WN [1 ]
Dai, FF [1 ]
Shi, Y [1 ]
Jaeger, RC [1 ]
机构
[1] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
关键词
DDFS; delta-sigma interpolator; CMOS; DAC; Q(2) Random Walk;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a 4th-order single-stage pipelined delta-sigma interpolator and a 300MS/s 12-bit current-steering DAC based on Q(2) Random Walk switching scheme. The delta-sigma interpolator is used to reduce the phase truncation error and the ROM size. The measured spurious-free dynamic range (SFDR) is greater than 80 dB for 8-bit phase value and 12-bit sine-amplitude output. The DDFS prototype is fabricated in a 0.35um CMOS technology with core area of 1.11mm(2).
引用
收藏
页码:56 / 59
页数:4
相关论文
共 22 条
  • [1] A direct digital frequency synthesizer with high-speed current-steering DAC
    Yu Jinshan
    Fu Dongbing
    Li Ruzhang
    Yao Yafeng
    Yan Gang
    Liu Jun
    Zhang Ruitao
    Yu Zhou
    Li Tun
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [2] A direct digital frequency synthesizer with high-speed current-steering DAC
    余金山
    付东兵
    李儒章
    姚亚峰
    严刚
    刘军
    张瑞涛
    俞宙
    李暾
    半导体学报, 2009, 30 (10) : 86 - 93
  • [3] Adaptable Digital Delta-Sigma Modulator for Multiband Frequency Synthesizer
    Song, Yu
    Moule, Eric C.
    Ignjatovic, Zeljko
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 842 - 845
  • [4] A direct digital frequency synthesizer with fourth-order phase domain ΔΣ noise shaper and 12-bit current-steering DAC
    Dai, FF
    Ni, WN
    Yin, S
    Jaeger, RC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 839 - 850
  • [5] Limit cycles in single-stage delta-sigma modulators
    Fischer, Godi
    Hyun, Deokhwan
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [6] Limit cycles in single-stage delta-sigma modulators
    Fischer, G
    Hyun, D
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 376 - 379
  • [7] Analysis and Design Considerations of Systematic Nonlinearity for Sigma-Delta Current-Steering DAC
    Irfansyah, Astria Nur
    Lehmann, Torsten
    Jenkins, Julian
    Hamilton, Tara Julia
    2013 IEEE TENCON SPRING CONFERENCE, 2013, : 108 - 111
  • [8] Delta-sigma modulation in direct digital frequency synthesis
    Yang, Dayu
    Ni, Weining
    Dai, Foster F.
    Shi, Yin
    Jaeger, Richard C.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 523 - 526
  • [9] Delta-Sigma Modulation for Direct Digital Frequency Synthesis
    Yang, Dayu
    Dai, Fa Foster
    Ni, Weining
    Yin, Shi
    Jaeger, Richard C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (06) : 793 - 802
  • [10] Design Strategy for Enhanced Output Impedance Current-steering DAC in Sigma-Delta Converters
    Irfansyah, Astria Nur
    Lehmann, Torsten
    Jenkins, Julian
    Hamilton, Tara Julia
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 289 - 292