Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization

被引:10
|
作者
Hwang, Eun Ju [1 ]
Kim, Wook [1 ]
Kim, Young Hwan [1 ,2 ]
机构
[1] Pohang Univ Sci & Technol, Pohang 790784, South Korea
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
Process variation; statistical design; statistical leakage minimization; statistical optimization; statistical static timing analysis (SSTA); timing yield-constrained optimization; timing yield slack; FULL-CHIP LEAKAGE; POWER; VARIABILITY; CIRCUITS; ACCURATE; VOLTAGE;
D O I
10.1109/TVLSI.2012.2220792
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper focuses on statistical optimization and, more specifically, timing yield (TY)-constrained optimization. For cell replacement in timing-constrained optimization, we need an indicator that examines whether or not a timing violation occurs and gives the available timing for a gate. In deterministic optimization, the timing slack is used for this indicator. Although there is an analogous concept of TY slack in statistical optimization, it has not been well utilized. This paper proposes an effective way to use the TY slack for successful statistical optimization. To achieve this, we present an efficient method to calculate the TY slacks of gates and a strategy that uses timing resources for effective statistical optimization. Based on this work, we propose a novel statistical leakage minimization method that uses the TY slack for a gate change metric. The use of TY-based metrics that are appropriate for statistical design ensures that our method has a better optimization performance at a higher speed. Experimental results on ISCAS-85 benchmark circuits show that the leakage minimization method reduces leakage by 25.2% compared to the statistical benchmark method. In addition, our method has a better runtime when the number of gates is high.
引用
收藏
页码:1783 / 1796
页数:14
相关论文
共 50 条
  • [1] Statistical timing yield optimization by gate sizing
    Sinha, Debjit
    Shenoy, Narendra V.
    Zhou, Hai
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1140 - 1146
  • [2] Statistical gate sizing for timing yield optimization
    Sinha, D
    Shenoy, NV
    Zhou, H
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 1037 - 1041
  • [3] An Efficient Algorithm for Statistical Timing Yield Optimization
    Ramprasath, S.
    Vasudevan, V.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [4] Statistical minimization of total power under timing yield constraints
    Orshansky, Michael
    2006 IEEE International Conference on Integrated Circuit Design and Technology, Proceedings, 2006, : 167 - 170
  • [5] Timing Criticality for Timing Yield Optimization
    Park, Hyoun Soo
    Kim, Wook
    Hyun, Dai Joon
    Kim, Young Hwan
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3497 - 3505
  • [6] A yield model for integrated circuits and its application to statistical timing analysis
    Najm, Farid N.
    Menezes, Noel
    Ferzli, Imad A.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 574 - 591
  • [7] Timing-constrained redundant via insertion for yield optimization
    Yan, Jin-Tai
    Chiang, Bo-Yi
    Chen, Zhi-Wei
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 213 - 216
  • [8] Statistical timing analysis based on a timing yield model
    Najm, FN
    Menezes, N
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 460 - 465
  • [9] An exploratory study on statistical timing analysis and parametric yield optimization
    Mutlu, Ayhan
    Le, Kelvin J.
    Celik, Mustafa
    Tsien, Dar-sun
    Shyu, Garry
    Yeh, Long-Ching
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 677 - +
  • [10] A statistical approach to the timing-yield optimization of pipeline circuits
    Hsu, Chin-Hsiung
    Chou, Szu-Jui
    Jiang, Jie-Hong R.
    Chang, Yao-Wen
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 148 - +