共 50 条
- [2] DESIGNING CMOS CIRCUITS FOR SWITCH-LEVEL TESTABILITY IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 42 - 49
- [5] SWITCH-LEVEL TIMING VERIFICATION FOR CMOS CIRCUITS - A SEMIANALYTIC APPROACH IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 405 - 412
- [9] HIERARCHICAL SPECIFICATION AND SWITCH-LEVEL SIMULATION OF DIGITAL CIRCUITS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1985, 132 (02): : 102 - 107