High Speed Digital ELD Compensation with Hybrid Thermometer Coding in CT ΔΣ Modulators

被引：0
|
作者：
Hu, Hang [1 ]
Feng, Zemin [1 ]
Chen, Chixiao [1 ]
Ye, Fan [1 ]
Ren, Junyan [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
来源：
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年
关键词：
excess loop delay; digital compensation; 3-0 MASH delta-sigma modulator;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a high speed digital excess loop delay (ELD) compensation scheme with hybrid thermometer coding is proposed. In this high speed compensation, the time constraint of the DAC feedback route is shifted to the one clock compensation path. Also, the method to deal with the signal overflows the quantizer's range is analyzed. Compared to other digital ELD compensations, this scheme features an efficient compensation with a low hardware cost and a high operation frequency. The digital ELD compensation scheme and the algorithm were verified in a design of 3-0 MASH delta-sigma modulator in TSMC 65nm LP CMOS process.
引用
收藏
页码：1009 / 1012
页数：4
相关论文
共 50 条
  • [1] Finite GBW Compensation Technique for CT ΔΣ Modulators with Differentiator Based ELD Compensation
    Chu, Chao
    Anders, Jens
    Becker, Joachim
    Ortmanns, Maurits
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [2] An ELD Tracking Compensation Technique for Active-RC CT ΣΔ Modulators
    Cai, Chen-Yan
    Jiang, Yang
    Sin, Sai-Weng
    U, Seng-Pan
    Martins, Rui. P.
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1096 - 1099
  • [3] A 15MHz BW Continuous-Time ΔΣ Modulator with High Speed Digital ELD Compensation
    Hu, Hang
    Li, Manxin
    Dai, Zhiyuan
    Ye, Fan
    Ren, Junyan
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 686 - 689
  • [4] Digital excess loop delay compensation for high speed delta-sigma modulators
    Jabbour, C.
    Nguyen, V. T.
    Srini, V.
    Aggarwal, S.
    ELECTRONICS LETTERS, 2015, 51 (15) : 1155 - 1156
  • [5] High Speed Hybrid Silicon Modulators and Switches
    Tang, Yongbo
    Bowers, John E.
    2012 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING (PS), 2012,
  • [6] ENVELOPE COMPENSATION FOR HIGH-SPEED DIGITAL PROTECTION
    KUMAR, BSA
    GANESAN, K
    RIVERA, EF
    NELSON, BD
    MALIK, OP
    DESAO, P
    IEEE TRANSACTIONS ON POWER DELIVERY, 1992, 7 (03) : 1139 - 1147
  • [7] A 0.022 mm2 98.5 dB SNDR Hybrid Audio ΔΣ Modulator With Digital ELD Compensation in 28 nm CMOS
    Wang, Tze-Chien
    Lin, Yu-Hsin
    Liu, Chun-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2655 - 2664
  • [8] High speed digital hybrid PLL frequency synthesizer
    Lee, Hun Hee
    Park, Won Hwi
    Ryu, Heung-Gyoon
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3309 - 3312
  • [9] Performance analysis of low power high speed pipelined adders for digital ΣΔ modulators
    Bhansali, P.
    Hosseini, K.
    Kennedy, M. P.
    ELECTRONICS LETTERS, 2006, 42 (25) : 1442 - 1444
  • [10] Digital Compensation of Bandwidth Limitations for High-Speed DACs and ADCs
    Napoli, Antonio
    Mezghanni, Mahdi M.
    Rahman, Talha
    Rafique, Danish
    Palmer, Robert
    Spinnler, Bernhard
    Calabro, Stefano
    Castro, Carlos
    Kuschnerov, Maxim
    Bohn, Marc
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (13) : 3053 - 3064
12345