BDD based Synthesis Technique for Design of High-Speed Memristor based Circuits

被引:0
|
作者
Chakraborty, Anindita [1 ]
Das, Rakesh [1 ]
Bandopadhyay, Chandan [1 ]
Rahaman, Hafizur [1 ]
机构
[1] IIEST, Sibpur, India
来源
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT) | 2016年
关键词
Memristor; Imply logic; Multiplexer; Binary Decision Diagrams (BDDs);
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, a passive device - memristor has received wide attention in nano-scale design due to its applications in the area of nanoelectronic memory design, neuromorphic computing and logic design. This passive element is non-volatile in nature and has dual properties of memory and resistor. In recent time, the application of this device in designing high speed logic circuits has now opened a new research domain in nano-scale design. This work presents an efficient design technique implementing logic functions using memristor. The proposed design methodology not only speed-up the response time of the circuits but can also deal with functions with larger input size (beyond 100 variables). Our entire design scheme is divided in two phases. In the first phase, we use Binary Decision Diagrams (BDDs) to represent input logic functions and in second phase, a technology mapping is performed that generates memristor based circuits corresponding to this BDD graphs. Comparative analysis with existing works is given and we find that our design steadily improves the average performance of circuits.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Analysis and Design of CFOA-Based High-Speed Amplifier Circuits
    Pandiev, Ivailo M.
    2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 979 - 982
  • [2] Design of Memristor Based Multiplier Circuits
    Wang Guangyi
    Shen Shuhang
    Liu Gongzhi
    Li Fupeng
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (04) : 827 - 834
  • [3] High-Speed Decoder Design using Memristor-Based Nano-Crossbar Architecture
    Kule, Malay
    Dutta, Avik
    Rahaman, Hafizur
    Bhattacharya, Bhargab B.
    2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), 2016, : 77 - 81
  • [4] Design of VGSOT-MTJ-Based Logic Locking for High-Speed Digital Circuits
    Divyanshu, Divyanshu
    Kumar, Rajat
    Khan, Danial
    Amara, Selma
    Massoud, Yehia
    ELECTRONICS, 2022, 11 (21)
  • [5] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [6] High-speed Programmable Counter Design for PLL Based on A Delay Partition Technique
    Zhang, Hui
    Yang, Hai-gang
    Zhang, Jia
    Liu, Fei
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 20 - 23
  • [7] High-speed Programmable Counter Design for PLL Based on A Delay Partition Technique
    Zhang, Hui
    Yang, Hai-gang
    Zhang, Jia
    Liu, Fei
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 100 - 103
  • [8] Memristor-Based Low-Power High-Speed Nonvolatile Hybrid Memory Array Design
    Asif Faruque, Khandoker
    Biswas, Baishakhi Rani
    Rashid, A. B. M. Harun-ur
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (09) : 3585 - 3597
  • [9] Memristor-Based Low-Power High-Speed Nonvolatile Hybrid Memory Array Design
    Khandoker Asif Faruque
    Baishakhi Rani Biswas
    A. B. M. Harun-ur Rashid
    Circuits, Systems, and Signal Processing, 2017, 36 : 3585 - 3597
  • [10] HIGH-SPEED SCALING DECADE BASED ON INTEGRATED-CIRCUITS
    PERELMAN, AA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1971, 14 (05): : 1381 - &