共 50 条
- [1] Analysis and Design of CFOA-Based High-Speed Amplifier Circuits 2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 979 - 982
- [3] High-Speed Decoder Design using Memristor-Based Nano-Crossbar Architecture 2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), 2016, : 77 - 81
- [5] High-speed and low-power ECL circuits design based on BiCMOS technology APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
- [6] High-speed Programmable Counter Design for PLL Based on A Delay Partition Technique 2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 20 - 23
- [7] High-speed Programmable Counter Design for PLL Based on A Delay Partition Technique 2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 100 - 103
- [9] Memristor-Based Low-Power High-Speed Nonvolatile Hybrid Memory Array Design Circuits, Systems, and Signal Processing, 2017, 36 : 3585 - 3597
- [10] HIGH-SPEED SCALING DECADE BASED ON INTEGRATED-CIRCUITS INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1971, 14 (05): : 1381 - &