Study of performance and leakage currents in nanometer-scale bulk, SOI and double-gate MOSFETs

被引:6
|
作者
Narayanan, Sudarshan [1 ]
Sachs, C. [1 ]
Fischetti, M. V. [1 ]
机构
[1] Univ Massachusetts, Amherst, MA 01003 USA
关键词
Zener tunneling; High kappa dielectric stack;
D O I
10.1007/s10825-008-0228-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We consider the performance and leakage issues in 80-to-20 nm Ge, Si, and InGaAs bulk, SOI and Double-gate (DG) devices. The performance is studied with DAMOCLES, band-to-band tunneling processes with a nonlocal band-to-band model as a post-processor in DAMOCLES, and gate tunneling by a Green's function method accounting also for image force effects, so far ignored at 'internal' interfaces. The performance is affected by the bottleneck effect in III-Vs, especially for thin channels, but InGaAs and Ge still may be optimized to outperform Si. Zener leakage is high for Ge and tolerable for InGaAs. The effect of image forces led to an order of magnitude increase in gate tunneling currents.
引用
收藏
页码:24 / 27
页数:4
相关论文
共 50 条
  • [1] Study of performance and leakage currents in nanometer-scale bulk, SOI and double-gate MOSFETs
    Sudarshan Narayanan
    C. Sachs
    M. V. Fischetti
    Journal of Computational Electronics, 2008, 7 : 24 - 27
  • [2] Electron beam lithography for nanometer-scale planar double-gate transistors
    Weber, W
    Ilicali, G
    Kretz, J
    Dreeskornfeld, L
    Rösner, W
    Hansch, W
    Risch, L
    MICROELECTRONIC ENGINEERING, 2005, 78-79 : 206 - 211
  • [3] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [4] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2326 - 2329
  • [5] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [6] Comparative Performance Analysis of Nanometer Scale Double Gate MOSFETs
    Dhiman, Gaurav
    Pourush, Rajeev
    Ghosh, P. K.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (02) : 229 - 234
  • [7] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
  • [8] A simple modelling of device speed in double-gate SOI MOSFETs
    Rajendran, K
    Samudra, G
    MICROELECTRONICS JOURNAL, 2000, 31 (04) : 255 - 259
  • [9] Mobility issues in double-gate SOI MOSFETs: Characterization and analysis
    Rodriguez, N.
    Cristoloveanu, S.
    Nguyen, L. Pham
    Garniz, F.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 271 - +
  • [10] Modeling and analysis of leakage currents in double-gate technologies
    Mukhopadhyay, Saibal
    Kim, Keunwoo
    Chuang, Ching Te
    Roy, Kaushik
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 2052 - 2061