PARALLEL OVERLOADED CDMA CROSSBAR FOR NETWORK ON CHIP

被引:2
|
作者
Kumar, Ashok K. [1 ]
Dananjayan, P. [1 ]
机构
[1] Pondicherry Engn Coll, Dept ECE, Pondicherry, India
关键词
CDMA; Gold code; NoC; Arbiter; FIFO buffer; FPGA; DESIGN;
D O I
10.2298/FUEE1901105K
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For high performance of Network on Chip (NoC), Code Division Multiple Access (CDMA) technique is used recently due to its fixed communication delay, reduced area utilisation and low power consumption. The CDMA system uses Walsh based spreading code which improves the bandwidth efficiency. On the contrary, it is not effective when the number of nodes present in the system increases. Overloaded CDMA (OCDMA) is presented for such large network systems. In this paper, OCDMA crossbar is modified and advanced with parallel encoding and decoding operation using orthogonal gold codes for improving the speed of crossbar thereby obtaining high performance in NoC switch. A modified crossbar consisting of extra processing elements is used to enhance the performance of NoC based System on Chip (SoC) system. This work is simulated on Xilinx tool and implemented in Vertex-6 (XC6VLX760) Field Programmable Gate Array (FPGA) device. The proposed work is implemented for four ports, eight ports and sixteen ports with deterministic X-Y routing algorithm in 3 3 NoC design with mesh topology. This NoC switch shows 9.79% improvement in delay and shows 20.76% improvement in power consumption when compared to the existing CDMA NoCs for 8 bit data packet.
引用
收藏
页码:105 / 118
页数:14
相关论文
共 50 条
  • [1] Overloaded CDMA Crossbar for Network-On-Chip
    Ahmed, Khaled E.
    Rizk, Mohamed R.
    Farag, Mohammed M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (06) : 1842 - 1855
  • [2] Aggregated CDMA Crossbar for Network-on-Chip
    Ahmed, Khaled E.
    Rizk, Mohamed R.
    Farag, Mohammed M.
    2016 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM 2016), 2016, : 69 - 72
  • [3] Overloaded CDMA Interconnect for Network-on-Chip (OCNoC)
    Ahmed, Khaled E.
    Rizk, Mohamed R.
    Farag, Mohammed M.
    2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
  • [4] Parallel Overloaded CDMA Interconnect (OCI) Bus Architecture for On-Chip Communications
    Ahmed, Khaled E.
    Farag, Mohammed M.
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 621 - 624
  • [5] Design of Over-burden CDMA Crossbar for Network-On-Chip
    Alluri, Sudhakar
    Boini, Mamatha
    JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, 14 (04): : 361 - 377
  • [6] Parallel FFT computation with a CDMA-based network-on-chip
    Kim, D
    Kim, M
    Sobelman, GE
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1138 - 1141
  • [7] Nanocavity crossbar arrays for parallel electrochemical sensing on a chip
    Kaetelhoen, Enno
    Mayer, Dirk
    Banzet, Marko
    Offenhaeusser, Andreas
    Wolfrum, Bernhard
    BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2014, 5 : 1137 - 1143
  • [8] Generic Crossbar Network on Chip for FPGA MPSoCs
    Bafumba-Lokilo, David
    Savaria, Yvon
    David, Jean-Pierre
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 269 - 272
  • [9] Network on Chip with CDMA Technique
    Ravichandran, V.
    Venkatesan, G. K. D. Prasanna
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2014, 73 (04): : 209 - 213
  • [10] Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for on-Chip Communication
    Ahmed, Khaled E.
    Farag, Mohammed M.
    PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, 2015, : 78 - 87