Error-Tolerance and Error Management in Lightweight Description Logics

被引:5
|
作者
Penaloza, Rafael [1 ]
机构
[1] Univ Milano Bicocca, Dept Comp Sci Syst & Commun, Milan, Italy
来源
KUNSTLICHE INTELLIGENZ | 2020年 / 34卷 / 04期
关键词
Description logics; Error-tolerance; Reasoning;
D O I
10.1007/s13218-020-00684-5
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The construction and maintenance of ontologies is an error-prone task. As such, it is not uncommon to detect unwanted or erroneous consequences in large-scale ontologies which are already deployed in production. While waiting for a corrected version, these ontologies should still be available for use in a "safe" manner, which avoids the known errors. At the same time, the knowledge engineer in charge of producing the new version requires support to explore only the potentially problematic axioms, and reduce the number of exploration steps. In this paper, we explore the problem of deriving meaningful consequences from ontologies which contain known errors. Our work extends the ideas from inconsistency-tolerant reasoning to allow for arbitrary entailments as errors, and allows for any part of the ontology (be it the terminological elements or the facts) to be the causes of the error. Our study shows that, with a few exceptions, tasks related to this kind of reasoning are intractable in general, even for very inexpressive description logics.
引用
收藏
页码:491 / 500
页数:10
相关论文
共 50 条
  • [1] Error-Tolerance and Error Management in Lightweight Description Logics
    Rafael Peñaloza
    KI - Künstliche Intelligenz, 2020, 34 : 491 - 500
  • [2] Error-tolerance
    Breuer, MA
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 3 - 3
  • [3] Error-tolerance and multi-media
    Breuer, Melvin A.
    Zhu, Haiyang
    IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 521 - +
  • [4] An error rate based test methodology to support error-tolerance
    Hsieh, Tong-Yu
    Lee, Kuen-Jong
    Breuer, Melvin A.
    IEEE TRANSACTIONS ON RELIABILITY, 2008, 57 (01) : 204 - 214
  • [5] An error-oriented test methodology to improve yield with error-tolerance
    Hsieh, Tong-Yu
    Lee, Kuen-Jong
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 130 - +
  • [6] Improvements on some error-tolerance pooling designs
    Chang, Huilan
    Tsai, Yi-Tsz
    DISCRETE APPLIED MATHEMATICS, 2016, 200 : 18 - 22
  • [7] Intelligible test techniques to support error-tolerance
    Breuer, MA
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 386 - 393
  • [8] On No-Reference Error Detection of an Image Stitching System Based on Error-Tolerance
    Hsieh, Tong-Yu
    Tsui, Pao-Wei
    Wu, Jun-Tsung
    2022 IEEE 31ST ASIAN TEST SYMPOSIUM (ATS 2022), 2022, : 150 - 155
  • [9] A systematic methodology to employ error-tolerance for yield improvement
    Hsieh, Tong-Yu
    Lee, Kuen-Jong
    Lu, Chia-Lin
    Breuer, Melvin A.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 105 - +
  • [10] Error-tolerance pooling designs based on Johnson graphs
    Benjian Lv
    Kaishun Wang
    Jun Guo
    Optimization Letters, 2014, 8 : 1161 - 1165