共 50 条
- [2] Device performance in conventional and strained Si n-MOSFETs with high-κ gate stacks SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 199 - 202
- [3] Investigation of scaling methodology for strained Si n-MOSFETs using a calibrated transport model 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 475 - 478
- [5] Electron Mean-Free-Path Experimental Extraction on Ultra-Thin and Ultra-Short Strained and Unstrained FDSOI n-MOSFETs 2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 7 - 8
- [6] 3-D granular Monte Carlo simulation of silicon n-MOSFETs PHYSICA B, 1999, 272 (1-4): : 568 - 571
- [8] Improved Analog Performance of Strained Si n-MOSFETs on Thin SiGe Strained Relaxed Buffers ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 99 - 102
- [10] Temperature effect on electron transport in conventional short channel MOSFETs: Monte Carlo simulation MICRO- AND NANOELECTRONICS 2007, 2008, 7025