Ultra-short n-MOSFETs with strained Si: device performance and the effect of ballistic transport using Monte Carlo simulation

被引:14
|
作者
Aubry-Fortuna, V [1 ]
Bournel, A [1 ]
Dollfus, P [1 ]
Galdin-Retailleau, S [1 ]
机构
[1] Univ Paris 11, CNRS, UMR 8622, Inst Elect Fondamentale, F-91405 Orsay, France
关键词
D O I
10.1088/0268-1242/21/4/003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Semi-classical Monte Carlo simulation is used to study the electrical performance of 18-nm-long n-MOSFETs Including a strained Si channel. In particular, the impact of extrinsic series resistance on the drive current I-on is quantified: we show that the large on-current improvement induced by the strain is preserved, even by including an external parasitic resistance. The importance of ballistic transport is also examined and its influence on I-on is highlighted.
引用
收藏
页码:422 / 428
页数:7
相关论文
共 50 条
  • [1] Monte Carlo simulation and measurement of nanoscale n-MOSFETs
    Bufler, FM
    Asahi, Y
    Yoshimura, H
    Zechner, C
    Schenk, A
    Fichtner, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) : 418 - 424
  • [2] Device performance in conventional and strained Si n-MOSFETs with high-κ gate stacks
    Yang, L
    Watling, JR
    Asenov, A
    Barker, JR
    Roy, S
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 199 - 202
  • [3] Investigation of scaling methodology for strained Si n-MOSFETs using a calibrated transport model
    Nayfeh, HM
    Hoyt, JL
    Antoniadis, DA
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 475 - 478
  • [4] Scaling of strained-Si n-MOSFETs into the ballistic regime and associated anisotropic effects
    Bufler, FM
    Fichtner, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) : 278 - 284
  • [5] Electron Mean-Free-Path Experimental Extraction on Ultra-Thin and Ultra-Short Strained and Unstrained FDSOI n-MOSFETs
    Barral, V.
    Poiroux, T.
    Barraud, S.
    Bonno, O.
    Andrieu, F.
    Buj-Dufournet, C.
    Brevard, L.
    Lafond, D.
    Faynot, O.
    Munteanu, D.
    Autran, J. L.
    Deleonibus, S.
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 7 - 8
  • [6] 3-D granular Monte Carlo simulation of silicon n-MOSFETs
    Wordeman, CJ
    Ravaioli, U
    PHYSICA B, 1999, 272 (1-4): : 568 - 571
  • [7] 3-D granular Monte Carlo simulation of silicon n-MOSFETs
    Beckman Institute, Univ. Illinois Urbana-C., Urbana, IL 61801, United States
    Phys B Condens Matter, 1 (568-571):
  • [8] Improved Analog Performance of Strained Si n-MOSFETs on Thin SiGe Strained Relaxed Buffers
    Alatise, O. M.
    Kwa, K. S. K.
    Olsen, S. H.
    O'Neill, A. G.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 99 - 102
  • [9] MONTE-CARLO SIMULATION OF SUBMICROMETER SI N-MOSFETS AT 77-K AND 300-K
    LAUX, SE
    FISCHETTI, MV
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) : 467 - 469
  • [10] Temperature effect on electron transport in conventional short channel MOSFETs: Monte Carlo simulation
    Zhevnyak, Oleg
    MICRO- AND NANOELECTRONICS 2007, 2008, 7025