Nano-scale simulation technologies

被引:0
|
作者
Nakada, T [1 ]
Aoki, K [1 ]
Furuya, A [1 ]
机构
[1] Fujitsu Ltd, Kawasaki, Kanagawa, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Physical simulation technologies are employed in various areas of HDD development and design. These include structural analysis (vibration, impact shock), thermal fluid analysis (thermal deformation, heat dissipation), fluid analysis (head flight, airflow within a drive, contamination behavior), magnetic field analysis (read heads, write heads, motors), electromagnetic field analysis (signal transmission, EMI, immunity), and manufacturing process analysis (plating, ion milling, deposition). Thermal fluid analysis and manufacturing process analysis require nano-order precision to further increase HDD recording density. To meet this requirement, Fujitsu has developed and is actively using simulation techniques for analyzing head element protrusion and the ion milling and deposition processes. This paper focuses on the analysis of head element protrusion to minimize head flying height and the analysis of ion milling and deposition processes to further reduce the size of head element structures, with the overall aim of further increasing HDD recording density.
引用
收藏
页码:103 / 112
页数:10
相关论文
共 50 条
  • [1] Circuit Design in Nano-Scale CMOS Technologies
    Zhang, Kevin
    PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 1 - 1
  • [2] Circuit Design in Nano-Scale CMOS Technologies
    Zhang, Kevin
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 1 - 4
  • [3] Circuit Design in Nano-Scale CMOS Technologies
    Zhang, Kevin
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 3 - 3
  • [4] Circuit Design in Nano-Scale CMOS Technologies
    Zhang, Kevin
    2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,
  • [5] Circuit Design in Nano-Scale CMOS Technologies
    Zhang, Kevin
    2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2018,
  • [6] Ionisation models for nano-scale simulation
    Seo, H.
    Pia, M. G.
    Kim, C. H.
    Saracco, P.
    INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS (CHEP 2010): EVENT PROCESSING, 2011, 331
  • [7] Ionisation Models for Nano-Scale Simulation
    Seo, Hee
    Pia, Maria Grazia
    Saracco, Paolo
    Kim, Chan Hyeong
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 86 - 89
  • [8] Digitally Programmable SRAM Timing for Nano-Scale Technologies
    Neale, Adam
    Sachdev, Manoj
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 518 - 524
  • [9] From nano-scale to macrostructure in composite for additive technologies
    Poluektova, Valentina Anatolyevna
    Shapovalov, Nikolay Afanasyevich
    Vladykin, Vladimir Nikolaevich
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ACTUAL ISSUES OF MECHANICAL ENGINEERING 2017 (AIME 2017), 2017, 133 : 614 - 619
  • [10] Nano-scale simulation for advanced gate dielectrics
    Kaneta, C
    Yamasaki, T
    Kosaka, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 106 - 118