共 50 条
- [1] ON SELECTION OF SIGNALS FOR PHASE-LOCKED LOOPS IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 239 - &
- [3] Modeling and simulation of phase-locked loops in the time and frequency domain DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 330 - 341
- [5] Time delay considerations in high-frequency phase-locked loops 2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 181 - 184
- [8] A Novel Calibration Method for Phase-Locked Loops Analog Integrated Circuits and Signal Processing, 2005, 42 : 77 - 84