Mitigating Data Cache Aging through Compiler-Driven Memory Allocation

被引：2

作者：

Oehlert, Dominic ^{[1
]}

Luppold, Arno ^{[1
]}

Falk, Heiko ^{[1
]}

机构：

[1] Hamburg Univ Technol, Inst Embedded Syst, Hamburg, Germany

来源：

SCOPES '18: PROCEEDINGS OF THE 21ST INTERNATIONAL WORKSHOP ON SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS | 2018年

关键词：

Compiler; Aging; Data Cache; SRAM;

D O I：

10.1145/3207719.3207731

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Many embedded systems have to operate flawlessly over several years. One of the key issues which may cause computational errors over time are memory errors inflicted by aging effects. We propose a compiler-based optimization in order to mitigate such effects on data caches using SRAM memory cells.

引用

页码：58 / 61

页数：4

共 20 条

[1] Compiler-driven FPGA-area allocation for reconfigurable computing
Panainte, Elena Moscu
Bertels, Koen
Vassiliadis, Stamatis
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 367 - +
[2] Compiler-Driven Data Layout Transformation for Heterogeneous Platforms
Majeti, Deepak
Barik, Rajkishore
Zhao, Jisheng
Grossman, Max
Sarkar, Vivek
EURO-PAR 2013: PARALLEL PROCESSING WORKSHOPS, 2014, 8374 : 188 - 197
[3] Compiler-driven approach for automating nonblocking synchronization in concurrent data abstractions
Zhang, Jiange
Yi, Qing
Peterson, Christina
Dechev, Damian
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2024, 36 (05):
[4] ageOpt-RMT: Compiler-Driven Variation-Aware Aging Optimization for Redundant Multithreading
Kriebel, Florian
Rehman, Semeen
Shafique, Muhammad
Henkel, Joerg
2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
[5] Leveraging both Data Cache and Scratchpad Memory through Synergetic Data Allocation
Kang, Sangyeol
Dean, Alexander G.
2012 IEEE 18TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2012, : 119 - 128
[6] Maintaining cache coherence through compiler-directed data prefetching
Lim, HB
Yew, PC
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1998, 53 (02) : 144 - 173
[7] Temperature-Aware Data Allocation for Embedded Systems with Cache and Scratchpad Memory
Jia, Zhiping
Li, Yang
Wang, Yi
Wang, Meng
Shao, Zili
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (02)
[8] Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts via Data Duplication
Lin, Ben
Healy, Michael B.
Miftakhutdinov, Rustam
Emma, Philip G.
Patt, Yale
2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 285 - 297
[9] Optimization of ETL Process in Data Warehouse Through a Combination of Parallelization and Shared Cache Memory
Masouleh, M. Faridi
Kazemi, M. A. Afshar
Alborzi, M.
Eshlaghy, A. Toloie
ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2016, 6 (06) : 1241 - 1244
[10] Mitigating the COVID-19 pandemic through data-driven resource sharing
Keyvanshokooh, Esmaeil
Fattahi, Mohammad
Freedberg, Kenneth A.
Kazemian, Pooyan
NAVAL RESEARCH LOGISTICS, 2024, 71 (01) : 41 - 63

← 1 2 →