EMSOA based application mapping framework for power optimisation in 3D-NoC

被引:0
|
作者
Sushma, G. [1 ]
Gopalakrishnan, Lakshminarayanan [1 ]
Ko, Seok-Bum [2 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Trichy, India
[2] Univ Saskatchewan, Dept Elect & Comp Engn, Div Biomed Engn, Saskatoon, SK, Canada
关键词
Application mapping; Bi-objective clustering; Intellectual property; Networks on chip; Seagull optimization; NETWORK-ON-CHIP; ARCHITECTURE;
D O I
10.1080/00207217.2022.2148290
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Application mapping is a difficult and crucial topic of research in Networks on Chip (NoC). Mapping of NoC is an NP-hard issue and various types of heuristics have been adopted to deal these issues. Therefore, in this research, Hesitant Fuzzy Linguistic Bi-objective Clustering Method (HFLBCM) with Evolutionary Multi-objective Seagull Optimisation Algorithm (EMSOA) is proposed for application mapping in 3D-NoC. The robustness of proposed method is confirmed by experiments conducted on certain benchmarks, like VOPD and MPEG-4 in NoC. At first, the HFLBCM approach selects the core and calculates the weight of each core. Subsequently, EMSOA method performs the application mapping with standard topologies, like mesh and torus. The implementation of the proposed method is done in Python and the parameters, like power, delay and computation time for VOPD and MPEG-4 benchmarks. The proposed approach has attained 45.175%, 65.319%, 71.226% lower power consumption for mesh topology and 30.141%, 19.211%, 32.727% lower power consumption for torus topology in VOPD benchmark than existing methods, like Knowledge-base multiple objective application mapping approach (AM-3D NoC-KBMA), self-adaptive mapping approach for NoC with low power consumption (AM-3D NoC-SKNNCM-SACSOA) and Ant lion optimised buffer less routing design for low power application specific NoC (AM-3D NoC-ALOA), respectively.
引用
收藏
页码:149 / 169
页数:21
相关论文
共 50 条
  • [1] Power-Aware Mapping for 3D-NoC Designs using Genetic Algorithms
    Elmiligi, Haytham
    Gebali, Fayez
    El-Kharashi, M. Watheq
    9TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC'14) / THE 11TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC'14) / AFFILIATED WORKSHOPS, 2014, 34 : 538 - 543
  • [2] Hybrid artificial humming bird and coati optimization algorithm fostered power aware application mapping in 3D-NoC system
    M. Madhini
    B. R. Tapas Bapu
    Wireless Networks, 2025, 31 (4) : 3517 - 3531
  • [3] A Comparative Analysis of Fault Tolerance Methods in 3D-NoC
    Somraj, Keerthi
    Kumar, K. Kishore
    Reddy, B. Naresh Kumar
    2021 SIXTH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2021, : 171 - 177
  • [4] Three-Dimensional Packaging Structure for 3D-NoC
    Wada, Kikuo
    Hino, Shigekazu
    Yamasaki, Nobuyuki
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 72 - 75
  • [5] A TSV Fault-Tolerant Scheme Based on Failure Classificationin 3D-NoC
    Ouyang, Yiming
    Da, Jian
    Wang, Xiumin
    Han, Qianqian
    Liang, Huaguo
    Du, Gaoming
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (04)
  • [6] System level Modeling and Verification for Routers of 3D-NoC Based on System C
    Jia, Han
    Lei, Jianming
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 479 - 482
  • [7] Fault-Tolerant Circular Routing Algorithm for 3D-NoC
    Alizadeh, Razieh
    Saneei, Mohsen
    Ebrahimi, Masoumeh
    2014 INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK), 2014,
  • [8] Memory-Centric Fusion-based CNN Accelerator with 3D-NoC and 3D-DRAM
    Lu, Wei
    Ge, Pei-Yu
    Huang, Po-Tsang
    Chen, Hung-Ming
    Hwang, Wei
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 169 - 170
  • [9] CoBRA: Low Cost Compensation of TSV failures in 3D-NoC
    Salamat, Ronak
    Ebrahimi, Masoumeh
    Bagherzadeh, Nader
    Verbeek, Freek
    2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2016, : 115 - 120
  • [10] 3D-NoC的测试端口选择优化
    许川佩
    姚永兴
    计算机应用研究, 2015, 32 (03) : 810 - 813+820