Design, threat analysis and countermeasures for cache replacement policy-affecting Hardware Trojans in the context of a many-core system

被引:1
|
作者
Hazra, Suvadip [1 ]
Avinash, Boppudi [2 ]
Dalui, Mamata [2 ]
机构
[1] SIksha OAnusandhan Univ, ITER, Dept CSE, Bhubaneswar 751030, Odisha, India
[2] NIT Durgapur, Dept CSE, Durgapur 713209, W Bengal, India
关键词
Hardware Trojan attack; Threat analysis; Many-core systems; Countermeasure; Cache replacement policy;
D O I
10.1016/j.mejo.2023.105973
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware Trojans, which threaten system reliability and integrity, have emerged as a security threat to the IC industry. Hardware manufacturers acquire ICs from unreliable third parties to reduce time to market and cost. Integration of untrusted component(s) in the IC design cycle and malicious modification(s) of ICs in the design house or foundry is popularly known as the Hardware Trojan. Trojans are implanted within a system to cause system malfunction, destruction or leakage of confidential information. Here, we have designed stealthy Trojans that degrade system performance by intervening in the cache replacement policies of a system. One of the designed Trojans affects systems that use the least recently used (LRU) cache replacement policy and decreases the infected core's HitRatio up to 7.09%. The other one affects systems that use least frequently used (LFU) cache replacement policy and decreases the HitRatio of the infected core up to 8.52%. The proposed mitigation technique can improve the infected core's HitRatio up to 8.19%.
引用
收藏
页数:15
相关论文
共 3 条
  • [1] Design, Threat Analysis and Countermeasures for Cache Replacement Policy-Affecting Hardware Trojans in the Context of a Many-Core System
    Hazra, Suvadip
    Dalui, Mamata
    Avinash, Boppudi
    SSRN, 2023,
  • [2] Design, Threat Analysis and Countermeasure for a Cache Performance Affecting Hardware Trojan
    Hazra, Suvadip
    Avinash, Boppudi
    Dalui, Mamata
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [3] Multi-level Parallelism Analysis and System-level Simulation for Many-core Vision Processor Design
    Mori, Jones Y.
    Huebner, Michael
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 90 - 95