High-κ Gate Dielectric on Tunable Tensile Strained Germanium Heterogeneously Integrated on Silicon: Role of Strain, Process, and Interface States

被引:1
|
作者
Hudait, Mantu K. [1 ]
Clavel, Michael B. [1 ]
Karthikeyan, Sengunthar [1 ]
Bodnar, Robert J. [2 ]
机构
[1] Virginia Tech, Bradley Dept Elect & Comp Engn, Adv Devices & Sustainable Energy Lab ADSEL, Blacksburg, VA 24061 USA
[2] Virginia Tech, Dept Geosci, Fluids Res Lab, Blacksburg, VA 24061 USA
关键词
Germanium; Al2O3; Molecularbeam epitaxy; Atomic layer deposition; MOS DEVICES; GE; GAAS; MOBILITY; REDUCTION; DENSITY; WAFERS; FILMS;
D O I
10.1021/acsaelm.3c00568
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tensile strained germanium (& epsilon;-Ge) layers heterogeneouslyintegrated on Si substrates are of technological importance for nanoscaletransistors and photonics. In this work, the tunable tensile strained(0% to 1.2%) & epsilon;-Ge layers were grown by solid source molecularbeam epitaxy using GaAs and linearly graded In x Ga1-x As as intermediatebuffers, and their structural and metal-oxide semiconductor capacitor(MOS-Cs) properties were analyzed as a function of strain and processconditions. X-ray topography measurements displayed no visible thermalcrack and a low thermal stress of & SIM;50 MPa. Temperature dependentstrain relaxation properties, studied by X-ray and Raman analyses,confirmed that the tensile strain amount of 1.2% was well preservedwithin the & epsilon;-Ge layer when annealed up to 550 & DEG;C. Further,transmission electron microscopic study revealed a good quality 1.2%strained & epsilon;-Ge/In0.17Ga0.83As heterointerface.In addition, unstrained Ge (0% & epsilon;-Ge) MOS-Cs with atomic layerdeposited Al2O3 and thermally grown GeO2 composite gate dielectrics of varying oxidation times (0.25-7.5min) at 550 & DEG;C exhibited a low interface state density (D (it)) of & SIM;2.5 x 10(11) eV(-1) cm(-2) at 5 min oxidation duration.The minimum oxidation time needed for good capacitance-voltage(C-V) characteristics on0.2% & epsilon;-Ge is inadequate to accomplish similar C-V characteristics on 1.2% & epsilon;-Ge MOS-C,due to the higher strain field impeding the formation of the GeO2 interface passivation layer at lower oxidation duration.In addition, with the trade-off between the minimum D (it) and minimum equivalent oxide thickness values, & SIM;1.5min is found to be an optimum oxidation time for good quality 1.2%& epsilon;-Ge MOS-C. The minimum D (it) valuesof 1.36 x 10(11) and 2.06 x 10(11) eV(-1) cm(-2) for 0.2% and 1.2% & epsilon;-Ge,respectively, were determined for 4 nm Al2O3 with 5 min thermal oxidation at 550 & DEG;C. Therefore, the successfulmonolithic integration of tunable tensile strain Ge on Si with structuraldefects and MOS-Cs analyses offer a path for the development of tensilestrained Ge-based nanoscale transistors.
引用
收藏
页码:4792 / 4804
页数:13
相关论文
共 5 条
  • [1] Heterogeneously-Grown Tunable Tensile Strained Germanium on Silicon for Photonic Devices
    Clavel, Michael
    Saladukha, Dzianis
    Goley, Patrick S.
    Ochalski, Tomasz J.
    Murphy-Armando, Felipe
    Bodnar, Robert J.
    Hudait, Mantu K.
    ACS APPLIED MATERIALS & INTERFACES, 2015, 7 (48) : 26470 - 26481
  • [2] Integration of LaLuO3 (κ ∼ 30) as High-κ Dielectric on Strained and Unstrained SOI MOSFETs With a Replacement Gate Process
    Oezben, E. Durgun
    Lopes, J. M. J.
    Nichau, A.
    Schnee, M.
    Lenk, S.
    Besmehn, A.
    Bourdelle, K. K.
    Zhao, Q. T.
    Schubert, J.
    Mantl, S.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (01) : 15 - 17
  • [3] Effect of Strain on Negative Bias Temperature Instability of Germanium p-Channel Field-Effect Transistor with High-κ Gate Dielectric
    Liu, Bin
    Lim, Phyllis Shi Ya
    Yeo, Yee-Chia
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 1055 - 1057
  • [4] Voltage stress induced interface states and hole trapping in germanium pMOSFETs with high-k gate dielectric and metal-gate electrode
    Chiu, Fu-Chien
    Chen, Wei-Chia
    Wu, Jih-Huah
    Chang-Liao, Kuei-Shu
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2021, 124
  • [5] Process-Induced-Strain Maximization of Nano-scale Silicon-on-Sapphire High-k Gate-Dielectric MOSFETs by Adjusting Device Aspect Ratio
    Chatterjee, Sulagna
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,