Moving NFV Toward the Antenna Through FPGA-Based Hardware Reconfiguration

被引:1
|
作者
Almeida, Luis Filipe [1 ]
Pereira, Samuel S. [1 ]
Domingues, Jose D. [1 ]
Oliveira, Arnaldo S. R. [1 ]
Carvalho, Nuno Borges [1 ]
机构
[1] Univ Aveiro, Inst Telecomunicacoes, Campus Univ Santiago, P-3810193 Aveiro, Portugal
关键词
Encoding; Reconfigurable architectures; Field programmable gate arrays; 5G mobile communication; Satellite broadcasting; Hardware; Quadrature amplitude modulation; 5G; 6G; NFV; C-RAN; FPGA; BROAD-BAND; NETWORK;
D O I
10.1109/LCOMM.2022.3216506
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
This paper presents a system architecture and design, enabling hardware level virtualization for radio units in a 5G and beyond Cloud Radio Access Networks environment. This aims to increase system flexibility and reconfigurability, bringing Network Function Virtualization closer to the antenna, leveraging the Hardware as a Service concept. Using Field Programmable Gate Array partial reconfiguration capabilities, an architecture was designed with independent transmission channels capable of dynamically change waveforms depending on user requirements, while maintaining the core system running. It was achieved an Error Vector Magnitude below 1.4% for sub-6 GHz frequencies and a channel reconfiguration time below 8 ms.
引用
收藏
页码:342 / 346
页数:5
相关论文
共 50 条
  • [1] Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware
    Plosz, Sandor
    Moldovan, Istvan
    Kantor, Laszlo
    Tuan Anh Trinh
    NETWORKING 2011 WORKSHOPS, 2011, 6827 : 281 - +
  • [2] FPGA-based Systems for Evolvable Hardware
    Lambert, Cyrille
    Kalganova, Tatiana
    Stomeo, Emanuele
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +
  • [3] Compilation for FPGA-based reconfigurable hardware
    Cardoso, JMP
    Neto, HC
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75
  • [4] Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial Reconfiguration
    Dennl, Christopher
    Ziener, Daniel
    Teich, Juergen
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 25 - 28
  • [5] FPGA-based DNA Basecalling Hardware Acceleration
    Wu, ZhongPan
    Hammad, Karim
    Mittmann, Robinson
    Magierowski, Sebastian
    Ghafar-Zadeh, Ebrahim
    Zhong, Xiaoyong
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1098 - 1101
  • [6] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [7] HARDWARE REDUCTION IN FPGA-BASED MOORE FSM
    Barkalov, Alexander
    Titarenko, Larysa
    Malcheva, Raisa
    Soldatov, Kyryll
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
  • [8] Protocol Aware ATE with FPGA-based Hardware
    Aggarwal, Vineet
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 322 - 324
  • [9] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    SN Computer Science, 4 (2)
  • [10] Modular FPGA-Based Hardware Platform for Emulation
    Matoga, Lukasz
    Koczor, Arkadiusz
    Golek, Michal
    Zadek, Pawel
    Penkala, Piotr
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 402 - 408