Hybrid genetic algorithm to minimize scheduling cost with unequal and job dependent earliness tardiness cost

被引:2
|
作者
Bari, Prasad [1 ]
Karande, Prasad [2 ]
Bag, Vaidehi [1 ]
机构
[1] Rodrigues Inst Technol, Vashi 400703, Navi Mumbai, India
[2] Veermata Jijabai Technol Inst, Dept Mech Engn, Mumbai 400019, India
关键词
Earliness; Tardiness; Cost; Common Due Date; Genetic Algorithm; SINGLE-MACHINE; PARALLEL MACHINE; FLOW-SHOP; COMMON;
D O I
10.4995/ijpme.2024.19277
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article presents two combinatorial genetic algorithms (GA), unequal earliness tardiness-GA (UET-GA) and job-dependent earliness tardiness-GA (JDET-GA) for the single-machine scheduling problem to minimize earliness tardiness (ET) cost. The sequence of jobs produced in basic UET and JDET is added to the random population of GA. The best sequence from each epoch is also injected as a population member in the subsequent epoch of GA. The proposed improvement seeks to achieve convergence in less time to search for an optimal solution. Although the GA has been implemented very successfully on many different types of optimization problems, it has been learnt that the algorithm has a search ability difficulty that makes computations NP-hard for types of optimization problems, such as permutation-based optimization problems. The use of a plain random population initialization results in this flaw. The main objective of the article is to develop the combination of heuristics (UET, JDET) and the GA to obtain convergence by reinforcing the random population initialization and finding a promising solution for the reduction in total ET cost. The cost is further significantly lowered offering the due date as a decision variable with JDET-GA. Multiple tests were run on well-known single-machine benchmark examples to demonstrate the efficacy of the proposed methodology, and the results are displayed by comparing them with the fundamental UET and JDET approaches with a notable improvement in cost reduction.
引用
收藏
页码:19 / 30
页数:12
相关论文
共 50 条
  • [1] Single machine scheduling to minimize maximum earliness/tardiness cost with job rejection
    Atsmony, Matan
    Mosheiov, Gur
    OPTIMIZATION LETTERS, 2024, 18 (03) : 751 - 766
  • [2] Single machine scheduling to minimize maximum earliness/tardiness cost with job rejection
    Matan Atsmony
    Gur Mosheiov
    Optimization Letters, 2024, 18 : 751 - 766
  • [3] Online scheduling to minimize total weighted (modified) earliness and tardiness cost
    Jabbari, Arman
    Kaminsky, Philip M.
    JOURNAL OF SCHEDULING, 2021, 24 (04) : 431 - 446
  • [4] Online scheduling to minimize total weighted (modified) earliness and tardiness cost
    Arman Jabbari
    Philip M. Kaminsky
    Journal of Scheduling, 2021, 24 : 431 - 446
  • [5] Parallel machine selection and job scheduling to minimize machine cost and job tardiness
    Cao, D
    Chen, MY
    Wan, GH
    COMPUTERS & OPERATIONS RESEARCH, 2005, 32 (08) : 1995 - 2012
  • [6] One machine fuzzy scheduling to minimize total weighted tardiness, earliness, and recourse cost
    Dong, Yanwen
    International Journal of Smart Engineering System Design, 2003, 5 (03): : 135 - 147
  • [7] A discrete colonial competitive algorithm for hybrid flowshop scheduling to minimize earliness and quadratic tardiness penalties
    Behnamian, J.
    Zandieh, M.
    EXPERT SYSTEMS WITH APPLICATIONS, 2011, 38 (12) : 14490 - 14498
  • [8] Hybrid estimation of distribution algorithm for stochastic Job shop scheduling with earliness/tardiness penalty
    School of Mechanical Engineering, Northwestern Polytechnical University, Xi'an
    710072, China
    Kongzhi yu Juece Control Decis, 10 (1854-1860):
  • [9] Parallel machines scheduling to minimize job tardiness and machine deteriorating cost with deteriorating jobs
    Mazdeh, Mohammad Mahdavi
    Zaerpour, Farzad
    Zareei, Abalfazl
    Hajinezhad, Ali
    APPLIED MATHEMATICAL MODELLING, 2010, 34 (06) : 1498 - 1510
  • [10] Hybrid Genetic Bees Algorithm applied to single machine scheduling with earliness and tardiness penalties
    Yuce, B.
    Fruggiero, F.
    Packianather, M. S.
    Pham, D. T.
    Mastrocinque, E.
    Lambiase, A.
    Fera, M.
    COMPUTERS & INDUSTRIAL ENGINEERING, 2017, 113 : 842 - 858