A Convolutional Neural Network Based Calibration Scheme for Pipelined ADC

被引:7
|
作者
Liu, Hang [1 ]
Lu, Zhifei [1 ]
Ye, Xiaolei [1 ]
Xiao, Yao [1 ]
Peng, Yutao [1 ]
Zhang, Wei [1 ]
Tang, Yong [1 ]
Tang, He [1 ,2 ]
Peng, Xizhu [1 ,2 ]
机构
[1] Univ Elect Sci & Technol China, Sch Integrated Circuit Sci & Engn, Chengdu, Peoples R China
[2] Univ Elect Sci & Technol China, Chongqing Inst Microelect Ind Technol, Chongqing, Peoples R China
关键词
Pipelined ADC; neural network; calibration;
D O I
10.1109/ISCAS46773.2023.10181892
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a convolutional neural network (CNN) based error calibration scheme for pipelined ADC. The output of the pipelined ADC is taken as the input data of the network, and the network produces error compensation values. The network is applied in a 14-bit 1GSps pipelined ADC model with nonlinear errors including interstage gain error (IGE), DAC errors, thermal noise and sampling jitter for verification. The trained network scheme is verified with various types of signals including single-tone, dual-tone, amplitude modulation (AM) and frequency modulation (FM) signals. Simulation results show that, the SFDR and SNDR of the pipelined ADC are improved from 62.58dB and 58.82dB to 89.86dB and 66.66dB after calibration. Meanwhile, after calibration, the spurs of the dual-tone, AM and FM signals have been effectively suppressed.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A Calibration Scheme for Nonlinearity of the SAR-Pipelined ADCs Based on a Shared Neural Network
    Chen, Min
    Wu, Yimin
    Lan, Jingchao
    Ye, Fan
    Chen, Chixiao
    Ren, Junyan
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 205 - 208
  • [2] A Pipelined ADC Calibration Technique Based on Time-Delay Neural Network with Ant Colony Optimization
    Li, Long
    Yin, Yongsheng
    Guo, Yuhui
    Liu, Yongshun
    Li, Jiashen
    Deng, Honghui
    Chen, Hongmei
    Wu, Luotian
    Li, Muqi
    IEICE ELECTRONICS EXPRESS, 2025, 22 (06):
  • [3] Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme
    Yagi, Takuya
    Usui, Kunihiko
    Matsuura, Tatsuji
    Uemori, Satoshi
    Ito, Satoshi
    Tan, Yohei
    Kobayashi, Haruo
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (07): : 1233 - 1236
  • [4] The Calibration Technique for Pipelined ADC
    Li Zhang
    2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 809 - 812
  • [5] Highly pipelined Accelerator for Convolutional Neural Network
    Kim, Junkyung
    Bae, HwangSik
    Min, Kyeong Yuk
    Chong, Jongwha
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2019,
  • [6] An Integrator-Based Pipelined ADC With Digital Calibration
    Wang, Dong
    Keane, John P.
    Hurst, Paul J.
    Lewis, Stephen H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 831 - 835
  • [7] Digital background calibration algorithm for pipelined ADC based on time-delay neural network with genetic algorithm feature selection
    Yin, Yongsheng
    Li, Long
    Li, Jiashen
    Song, Yukun
    Deng, Honghui
    Chen, Hongmei
    Wu, Luotian
    Li, Muqi
    Meng, Xu
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [8] A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration
    Xue, Chengbo
    Cao, Shan
    Jiang, Rongkun
    Yang, Hao
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [9] Digital background calibration of charge pump based pipelined ADC
    Singh, Anil
    Agarwal, Alpana
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (11) : 1941 - 1953
  • [10] A Newton iteration-based calibration algorithm for pipelined ADC
    Shi, Yujin
    PROCEEDINGS FIRST INTERNATIONAL CONFERENCE ON ELECTRONICS INSTRUMENTATION & INFORMATION SYSTEMS (EIIS 2017), 2017, : 932 - 936