Application of Wafer Defect Pattern Classification Model in the Semiconductor Industry

被引:0
|
作者
Lee, Chin-Wei [1 ]
Hladek, Daniel [2 ]
Pleva, Matus [2 ]
Liao, Yuan-Fu [3 ]
Su, Ming-Hsiang [1 ]
机构
[1] Soochow Univ, Taipei, Taiwan
[2] Tech Univ Kosice, Kosice, Slovakia
[3] Natl Yang Ming Chiao Tung Univ, Hsinchu, Taiwan
关键词
D O I
10.1109/APSIPAASC58517.2023.10317264
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Deep learning (DL) methods are widely employed in the semiconductor manufacturing process to enhance pattern recognition and classification accuracy, specifically for addressing defect patterns. However, the classification performance of the current models is hindered by the imbalanced distribution of defect data within the test dataset. To tackle this issue, this study presents a feature extraction approach utilizing data transformation, and ensemble learning techniques aiming to enhance the model's classification performance. The primary objective of this study is to mitigate selection and imbalance problems in the dataset through random sampling and assigning distinct weights to individual classifiers. The results demonstrate that the proposed method achieves an impressive accuracy rate of 95.09%, thus substantiating its efficacy in improving the robustness of both the classification model and wafer classification.
引用
收藏
页码:2173 / 2177
页数:5
相关论文
共 50 条
  • [1] Wafer Defect Pattern Classification Robust for Rotation
    Okazaki, Yuki
    Takahashi, Hiroki
    INTERNATIONAL WORKSHOP ON ADVANCED IMAGING TECHNOLOGY (IWAIT) 2021, 2021, 11766
  • [2] Automated semiconductor wafer defect classification dealing with imbalanced data
    Lee, Po-Hsuan
    Wang, Zhe
    Teh, Cho
    Hsiao, Yi-Sing
    Fang, Wei
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIV, 2020, 11325
  • [3] A novel hybrid resampling for semiconductor wafer defect bin classification
    Park, You-Jin
    Pan, Rong
    Montgomery, Douglas C.
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2023, 39 (01) : 67 - 80
  • [4] Wafer Defect Pattern Classification with Explainable Decision Tree Technique
    Cheng, Ken Chau-Cheung
    Li, Katherine Shu-Min
    Wang, Sying-Jyan
    Huang, Andrew Yi-Ann
    Lee, Chen-Shiun
    Chen, Leon Li-Yang
    Liao, Peter Yi-Yu
    Tsai, Nova Cheng-Yen
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 549 - 553
  • [5] Wafer defect pattern classification with detecting out-of-distribution
    Kim, Yusung
    Cho, Donghee
    Lee, Jee-Hyong
    MICROELECTRONICS RELIABILITY, 2021, 122
  • [6] Active cluster annotation for wafer map pattern classification in semiconductor manufacturing
    Shim, Jaewoong
    Kang, Seokho
    Cho, Sungzoon
    EXPERT SYSTEMS WITH APPLICATIONS, 2021, 183
  • [7] Brain-Inspired Computing for Wafer Map Defect Pattern Classification
    Genssler, Paul R.
    Amrouch, Hussam
    2021 IEEE INTERNATIONAL TEST CONFERENCE (ITC 2021), 2021, : 123 - 132
  • [8] Note on CapsNet-Based Wafer Map Defect Pattern Classification
    Fujita, Itsuki
    Nagamura, Yoshikazu
    Arai, Masayuki
    Fukumoto, Satoshi
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 37 - 42
  • [9] Wafer Map Defect Classification Based on the Fusion of Pattern and Pixel Information
    Liao, Yiwen
    Latty, Raphael
    Genssler, Paul R.
    Amrouch, Hussam
    Yang, Bin
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 1 - 9
  • [10] Auto-Labeling for Pattern Recognition of Wafer Defect Maps in Semiconductor Manufacturing
    Fan S.-K.S.
    Chen P.-C.
    Jen C.-H.
    Sethanan K.
    Journal of Manufacturing Science and Engineering, 2024, 146 (07):