共 50 条
- [2] ANALYSIS OF MULTI-THREADED CODE EXECUTION ON SMALL MULTI-CORE ARCHITECTURES PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, DETC 2010, VOL 3, A AND B, 2010, : 807 - 814
- [4] Efficient instruction cache simulation find execution profiling with a threaded-code interpreter PROCEEDINGS OF THE 1997 WINTER SIMULATION CONFERENCE, 1997, : 1093 - 1100
- [5] Threaded Multiple Path Execution 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 238 - 249
- [8] THREADED CODE FOR LABORATORY COMPUTERS SOFTWARE-PRACTICE & EXPERIENCE, 1978, 8 (03): : 257 - 263
- [10] AN EVALUATION OF OPTIMIZED THREADED CODE GENERATION PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 37 - 46