A Level Shifted Pulse Width Modulated Multilevel Inverter Fault Analysis Technique

被引:0
|
作者
Palanisamy, Manojkumar [1 ,5 ]
Segaran, Jeyasudha [2 ]
Shanmugasundaram, Ravivarman [3 ]
Thanasingh, Sengolrajan [4 ]
机构
[1] Bannari Amman Inst Technol, Dept Elect & Elect Engn, Sathyamangalam, India
[2] K Ramakrishnan Coll Technol, Dept Elect & Elect Engn, Trichy, India
[3] Vardhaman Coll Engn, Dept Elect & Elect Engn, Hyderabad, India
[4] Kongunadu Coll Engn & Technol Autonomous, Dept Elect & Elect Engn, Trichy, India
[5] Bannari Amman Inst Technol, Dept Elect & Elect Engn, Sathyamangalam, Tamil Nadu, India
关键词
level-shifted pulse width modulations; cascaded H-bridge multilevel inverters; fault diagnosis; OPEN-CIRCUIT FAULT; VOLTAGE-SOURCE INVERTERS; DIAGNOSIS; CONVERTERS;
D O I
10.1080/15325008.2023.2246468
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple-level inverters are often used in extreme voltages and high-energy applications because of their excellent efficiency lately. Because of the considerable quantity of semiconductor switches involved in powers conversion, multilevel inverters (MLIs) are more likely to experience switch faults. Therefore, it is essential to find and discover defects as soon as possible. In this context, a technique depending on the level-shifted pulse width modulations (PWM) methodology is developed for diagnosing open-circuits errors in H-bridges multiple-level inverters (HMLI). Instead of utilizing an algorithm to detect faults, the proposed method uses subtle fault features and only requires a little amount of logical judgment. The loads current and H-bridges outputs voltages are utilized to diagnose faults.
引用
收藏
页码:1737 / 1748
页数:12
相关论文
共 50 条
  • [1] Harmonic Reduction of Cascaded H-Bridge Multilevel Inverter Using Advanced Level Shifted Pulse Width Modulation Technique
    Islam, Md Tariqul
    Rahman, Md Fayzur
    Barua, Sourav
    Shihavuddin, A. S. M.
    Maruf, Md Hasan
    Ashique, Ratil H.
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND INFORMATION TECHNOLOGY 2021 (ICECIT 2021), 2021,
  • [2] Reduced switch count pulse width modulated multilevel inverter
    Jayabalan, Maalmarugan
    Jeevarathinam, Baskaran
    Sandirasegarane, Thamizharasan
    IET POWER ELECTRONICS, 2017, 10 (01) : 10 - 17
  • [3] Seventeen Level Phase Shifted Carrier Pulse Width Modulation Inverter
    Devi, R. Meena
    Vyshnavi, P.
    Devi, V
    2019 8TH IEEE INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC'19), 2019,
  • [4] Pulse Width Modulated Cascaded Multi Level Inverter Topology
    Das, Bikram
    Chatterjee, Debashis
    Bhattacharya, Aniruddha
    2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
  • [5] Phase-shifted suboptimal pulse-width modulation strategy for multilevel inverter
    Ning, Jing
    He, Yuyao
    2006 1ST IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-3, 2006, : 261 - +
  • [6] Phase-shifted suboptimal pulse-width modulation strategy for multilevel inverter
    Ning, Jing
    He, Yuyao
    ICIEA 2006: 1ST IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-3, PROCEEDINGS, 2006, : 675 - 679
  • [7] Modular multilevel inverter: pulse width modulation and capacitor balancing technique
    Adam, G. P.
    Anaya-Lara, O.
    Burt, G. M.
    Telford, D.
    Williams, B. W.
    McDonald, J. R.
    IET POWER ELECTRONICS, 2010, 3 (05) : 702 - 715
  • [8] Power quality enhancement in asymmetrical cascaded multilevel inverter using modified carrier level shifted pulse width modulation approach
    Vijayakumar, Arun
    Stonier, Albert Alexander
    Peter, Geno
    Loganathan, Ashok Kumar
    Ganji, Vivekananda
    IET POWER ELECTRONICS, 2022,
  • [9] Virtual stage pulse-width modulation technique for multilevel inverter/converter
    Shyu, FS
    Lai, YS
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2002, 17 (03) : 332 - 341
  • [10] Multilevel inverter with amplitude pulse width modulation
    National Technical University of Ukraine Kyiv Politechnic Institute, pr. Peremohy, 37, Kyiv, 03056, Ukraine
    Tech. Electrodyn., 4 (81-83):