An improved residue multiplier using Montgomery modular multiplication

被引:0
|
作者
Ahmadpour, Zabihollah [1 ]
机构
[1] Shahid Beheshti Univ, Dept Comp Sci & Engn, Tehran 1983963113, Iran
关键词
Residue number system; Generic residue multiplier; Montgomery multiplication; Differential power analysis attack; IMPLEMENTATION; ARCHITECTURES; NUMBER;
D O I
10.1016/j.micpro.2023.104853
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Implementing cryptosystems using the residue number system (RNS) requires many balanced equally-wide residue channels. The generic residue multiplier has a significant impact on the residue balance. Improving the residue multiplier delay affects the RNS efficiency. The Montgomery reduction is used for the residue gen-eration in the auto-scale multiplier method, where its operations are merged to reduce residue generation delay. The synthesis result shows the proposed work delay has improved by 36%, 41%, and 29% for three channel widths of 16, 32, and 64-bit compared to the previous relevant work. Moreover, the area consumption has reduced by about 40%.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Improved RNS Montgomery Modular Multiplication with Residue Recovery
    Wu, Tao
    Li, Shuguo
    Liu, Litian
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON SOFT COMPUTING TECHNIQUES AND ENGINEERING APPLICATION, ICSCTEA 2013, 2014, 250 : 233 - 245
  • [2] Modular multiplication in the Montgomery residue number system
    Phillips, B
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1637 - 1640
  • [3] Montgomery modular multiplication and exponentiation in the residue number system
    Freking, William L.
    Parhi, Keshab K.
    Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 2 : 1312 - 1316
  • [4] New and improved architectures for Montgomery modular multiplication
    Sudhakar, M.
    Kamala, R. V.
    Srinivas, M. B.
    MOBILE NETWORKS & APPLICATIONS, 2007, 12 (04): : 281 - 291
  • [5] New and Improved Architectures for Montgomery Modular Multiplication
    M. Sudhakar
    R. V. Kamala
    M. B. Srinivas
    Mobile Networks and Applications, 2007, 12 : 281 - 291
  • [6] High-Speed Montgomery Modular Multiplication Using High-Radix Systolic Multiplier
    Zhang Rui
    He Debiao
    Chen Jianhua
    Hu Jin
    PROCEEDINGS OF 2009 CONFERENCE ON COMMUNICATION FACULTY, 2009, : 265 - 268
  • [7] Fast Montgomery Modular Multiplier Using FPGAs
    Pajuelo-Holguera, Francisco
    Granado-Criado, Jose M.
    Gomez-Pulido, Juan A.
    IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (01) : 19 - 22
  • [8] Hardware Implementation of Improved Montgomery's Modular Multiplication Algorithm
    Zhang Jia-hong
    Xiong Ting-gang
    Fang Xiang-yan
    2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 3, 2009, : 370 - +
  • [9] An Improved Montgomery Modular Multiplication Algorithm and Its Hardware Implementation
    Ren S.
    Wang H.
    Hao Y.
    Xue C.
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2024, 44 (03): : 306 - 311
  • [10] Montgomery Modular Multiplication via Single-Base Residue Number Systems
    Ahmadpour, Zabihollah
    Jaberipur, Ghassem
    Lee, Jeong-A
    PROCEEDINGS 2024 IEEE 31ST SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2024, 2024, : 17 - 23