Ultra-efficient fully programmable membership function generator based on independent double-gate FinFET technology

被引:1
|
作者
Jooq, Mohammad Khaleqi Qaleh [1 ]
Behbahani, Fereshteh [2 ]
Moaiyeri, Mohammad Hossein [3 ,4 ]
机构
[1] Inje Univ, Ctr Nano Mfg, Dept Nanosci & Engn, Gimhae, South Korea
[2] Shahed Univ, Dept Elect Engn, Tehran, Iran
[3] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
[4] Shahid Beheshti Univ, Tehran, Iran
基金
新加坡国家研究基金会;
关键词
classification; fuzzy logic; IDG-FinFET; MLP; programmable MFG; LOW-POWER; FUZZY; CIRCUITS; SYSTEM;
D O I
10.1002/cta.3663
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates an ultra-efficient, fully programmable membership function generator (MFG) utilizing independent double-gate (IDG) FinFET technology. The proposed MFG can produce s-shaped, z-shaped, triangular, and trapezoidal membership functions. By employing only six transistors, the designed MFG provides full controllability over the height, position, width, and slope of the generated waveforms. Without using any additional transistor and changing the dimensions, the proposed MFG can calibrate the slope of the output based on the back-gate bias voltage of the IDG-FinFETs. According to our extensive simulations, the proposed MFG shows promising improvements in transistor count (70%), power-delay-product (PDP) (80%), and maximum absolute error (61%) as compared with its state-of-the-art counterparts. To benchmark the functionality of the proposed MFG in practical applications, our generated membership function is exploited as the neuron's activation function in a multilayer perceptron (MLP) neural network. The simulation results indicate that the training process of the simulated MLP with the proposed MFG closely tracks the results obtained from the ideal MLP with the sigmoid activation function. A figure of merit (FoM) is defined considering the hardware efficiency and accuracy of the neural networks to evaluate the entire performance of the proposed MFG. The FoM simulations demonstrate that the proposed MFG presents an excellent trade-off between hardware performance and accuracy in neural network applications. Our results emphasize that the proposed MFG is a potential candidate for designing high-performance on-chip neural networks.
引用
收藏
页码:4485 / 4502
页数:18
相关论文
共 6 条
  • [1] A high-performance and ultra-efficient fully programmable fuzzy membership function generator using FinFET technology for image enhancement
    Jooq, Mohammad Khaleqi Qaleh
    Behbahani, Fereshteh
    Al-Shidaifat, AlaaDdin
    Khan, Samiur Rahman
    Song, Hanjung
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 163
  • [2] CMOS-Based Biosensors with an Independent Double-Gate FinFET
    Ahn, Jae-Hyuk
    Kim, Jee-Yeon
    Jung, Cheulhee
    Moon, Dong-Il
    Choi, Sung-Jin
    Kim, Chang-Hoon
    Lee, Kyung-Bok
    Park, Hyun Gyu
    Choi, Yang-Kyu
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [3] A high-performance fully programmable membership function generator based on 10 nm gate-all-around CNTFETs
    Bozorgmehr, Ali
    Jooq, Mohammad Khaleqi Qaleh
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Bagherzadeh, Nader
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 123
  • [4] Quantum transport in ultra-scaled double-gate MOSFETs: A Wigner function-based Monte Carlo approach
    Sverdlov, V
    Gehring, A
    Kosina, H
    Selberherr, S
    SOLID-STATE ELECTRONICS, 2005, 49 (09) : 1510 - 1515
  • [5] Design of a Low Power Analog and Multi-shaped Fully Programmable Twin-Cell Membership Function Generator Circuit in 65 nm CMOS Technology
    Hossein Ghasemian
    Saeed Karami
    Ebrahim Abiri
    Mohammad Reza Salehi
    Circuits, Systems, and Signal Processing, 2021, 40 : 2 - 21
  • [6] Design of a Low Power Analog and Multi-shaped Fully Programmable Twin-Cell Membership Function Generator Circuit in 65 nm CMOS Technology
    Ghasemian, Hossein
    Karami, Saeed
    Abiri, Ebrahim
    Salehi, Mohammad Reza
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (01) : 2 - 21