Simulation Based Investigation of Triple Heterojunction TFET (THJ-TFET) for Low Power Applications

被引:1
|
作者
Joseph, Armstrong J. [1 ]
Adilakshmi, G. [2 ]
Robin, C. R. Rene [3 ]
Vidhya, S. [4 ]
Narukullapati, Bharath Kumar [5 ]
Reddy, M. Koti [6 ]
Kumar, T. Ch Anil [7 ]
机构
[1] Sri Venkateswara Coll Engn & Technol Autonomous, Dept Comp Sci & Engn, Chittoor 517127, Andhra Pradesh, India
[2] Vikrama Simhapuri Univ, Spsr Nellore 524320, Andhra Pradesh, India
[3] Sri Sairam Engn Coll, Dept Comp Sci & Engn, Chennai 600044, Tamil Nadu, India
[4] Vellore Inst Technol, Sch Elect Engn, Dept Sensor & Biomed Technol, Vellore Campus, Vellore 632014, Tamil Nadu, India
[5] Vignans Fdn Sci Technol & Res, Dept Elect & Elect Engn, Guntur 522213, Andhra Pradesh, India
[6] JNTU Kakinada, Dept Elect & Commun Engn, Universal Coll Engn & Technol, Guntur 522438, Andhra Pradesh, India
[7] Vignans Fdn Sci Technol & Res, Dept Mech Engn, Guntur 522213, Andhra Pradesh, India
关键词
THJ-TFET; SiO2; HfO2; Drain current; FIELD-EFFECT TRANSISTORS;
D O I
10.1007/s12633-022-01992-1
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
We designed a new model tunnel field-effect transistor (TFET) based on Triple Heterojunction Tunnel Field Effect Transistor (THJ-TFET) is investigated and designed in this paper. This structure has a complex body with a metal oxide semiconductor field effect transistor. The integral switching mechanism of Triple Heterojunction TFET differs from conventional TFET and its construction, analytical modeling, and BTBT operations are well suitable for low power electronics. Here triple heterojunction (THJ) tunnel field-effect transistor (THJ-TFET) has been recommended to find the solution for less power usage test for new designs. The Triple Hetero junction TFET device is made up of semiconductors like silicon (Si), Silicon Dioxide (SiO2), Hafnium Oxide (HfO2), and Titanium Dioxide (TiO2) materials are very potential. The Triple Hetero Junction-Tunnel FET device layout with 60 nanometers dimensions and an overall gate length of 5 nm technology is used for the designing of the proposed device (THJ-TFET). The THJ-TFET structure is invented using the TCAD tool with a channel length of 5 nm innovations. Hence Triple Hetero Junction TFET device achieved 5% more drain current (I-on) and has calibrated all the analog parameters and RF parameters.
引用
收藏
页码:127 / 131
页数:5
相关论文
共 50 条
  • [1] Simulation Based Investigation of Triple Heterojunction TFET (THJ-TFET) for Low Power Applications
    Armstrong Joseph J.
    G. Adilakshmi
    C. R. Rene Robin
    S. Vidhya
    Bharath Kumar Narukullapati
    M. Koti Reddy
    T. Ch. Anil Kumar
    Silicon, 2023, 15 : 127 - 131
  • [2] Analytical Modeling and Simulation-Based Optimization of Broken Gate TFET Structure for Low Power Applications
    Dutta, Rounak
    Sarkar, Subir Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3513 - 3520
  • [3] Analysis of ONOFIC Technique Using SiGe Heterojunction Double Gate Vertical TFET for Low Power Applications
    Shailendra Singh
    Balwinder Raj
    Silicon, 2021, 13 : 2115 - 2124
  • [4] Analysis of ONOFIC Technique Using SiGe Heterojunction Double Gate Vertical TFET for Low Power Applications
    Singh, Shailendra
    Raj, Balwinder
    SILICON, 2021, 13 (07) : 2115 - 2124
  • [5] Comparative investigation of low-power ferroelectric material embedded with different heterojunction vertical TFET structures
    Shailendra Singh
    Journal of Materials Science: Materials in Electronics, 2022, 33 : 18072 - 18082
  • [6] Ferroelectric Gate Heterojunction TFET on Selective Buried Oxide (SELBOX) Substrate for Distortionless and Low Power Applications
    Singh, Ashish Kumar
    Tripathy, Manas Ranjan
    Baral, Kamalaksha
    Singh, Prince Kumar
    Jit, S.
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [7] Comparative investigation of low-power ferroelectric material embedded with different heterojunction vertical TFET structures
    Singh, Shailendra
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2022, 33 (22) : 18072 - 18082
  • [8] SiGe/Si Heterojunction TFET for Analog Signal Applications
    Sangeetha, G. S.
    Khan, T. E. Ayoob
    Hameed, Shahul T. A.
    2016 INTERNATIONAL CONFERENCE ON NEXT GENERATION INTELLIGENT SYSTEMS (ICNGIS), 2016, : 179 - 184
  • [9] 3T-TFET bitcell based TFET-CMOS Hybrid SRAM design for Ultra-Low Power Applications
    Gupta, Navneet
    Makosiej, Adam
    Vladimirescu, Andrei
    Amara, Amara
    Anghel, Costin
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 361 - 366
  • [10] A comprehensive investigation of silicon film thickness (TSI) of nanoscale DG TFET for low power applications
    Ranjan, Rajeev
    Mallikarjunarao
    Pradhan, K. P.
    Sahu, P. K.
    ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2016, 7 (03)