Novel Circuit Model of Multi-walled CNT Bundle Interconnects Using Multi-valued Ternary Logic

被引:4
|
作者
Sulochana, V. [1 ]
Venkataiah, C. [2 ]
Agrawal, Sunil [3 ]
Singh, Balwinder [1 ]
机构
[1] Ctr Dev Adv Comp, ACS Div, Mohali 160071, India
[2] Rajeev Gandhi Mem Coll Engn & Technolgy, Nandyal, Andhra Pradesh, India
[3] Panjab Univ, Univ Inst Engn & Technol, Dept ECE, Chandigarh 160071, India
关键词
Active shielding; crosstalk and propagation delay; Cu; interconnects; multi-walled carbon nanotube (MWCNT) bundle; noise margin; temperature variation;
D O I
10.1080/03772063.2020.1864235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This research paper presents a novel circuit modeling and analysis of ternary logic for MWCNT bundle interconnects with active shielding under the influence of temperature variations. The far end crosstalk-induced noise and propagation delay of MWCNT bundle interconnects has been analyzed with and without the effect of shielding. A standard ternary inverter (STI) driver model is used to obtain the ternary logic at output. The temperature-dependent analysis is also carried out at different temperatures such as 300, 400 and 500 K. The temperature-dependent comparative analysis for MWCNT bundle, SWCNT bundle and copper interconnects with and without shielding is also performed. It has been observed that MWCNT bundle with active shielding outperforms the SWCNT and Cu by 75.7% and 84.4%, respectively. Similarly, the power dissipation is substantially reduced in the case of MWCNT bundle with respect to the Cu and SWCNT interconnects. It is also reported that the noise margin is marginally stable in ternary interconnects under the influence of temperature variation.
引用
收藏
页码:1328 / 1340
页数:13
相关论文
共 50 条
  • [1] Novel Modeling Approach for Multi-walled CNT Bundle in Global VLSI Interconnects
    Kumar, Jainender
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Dasgupta, S.
    Manhas, S. K.
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 476 - 479
  • [2] A new level restoration circuit for multi-valued logic
    Morgül, V
    Temel, T
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 649 - 652
  • [3] A Novel Design and Implementation of Multi-Valued Logic Arithmetic Full Adder circuit using CNTFET
    Phanindra, L. S.
    Rajath, M. N.
    Rakesh, V
    Patel, Vasundara K. S.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 563 - 568
  • [4] Stability and delay analysis of multi-layered GNR and multi-walled CNT interconnects
    Vobulapuram Ramesh Kumar
    Manoj Kumar Majumder
    Arsalan Alam
    Narasimha Reddy Kukkam
    Brajesh Kumar Kaushik
    Journal of Computational Electronics, 2015, 14 : 611 - 618
  • [5] Stability and delay analysis of multi-layered GNR and multi-walled CNT interconnects
    Kumar, Vobulapuram Ramesh
    Majumder, Manoj Kumar
    Alam, Arsalan
    Kukkam, Narasimha Reddy
    Kaushik, Brajesh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 611 - 618
  • [6] A Model of Multi-Walled Carbon Nanotube Interconnects
    Xu, Yao
    Srivastava, Ashok
    Sharma, Ashwani K.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 987 - +
  • [7] Symmetric ternary logic based multi-valued learning network
    Xu, Li
    Zhu, Jing
    Jiang, Jingping
    Jisuanji Xuebao/Chinese Journal of Computers, 21 (06): : 553 - 559
  • [8] Design of a Flash-based Circuit for Multi-valued Logic
    Abusultan, Monther
    Khatri, Sunil P.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 41 - 46
  • [9] Propagation Delay Analysis for Bundled Multi-Walled CNT in Global VLSI Interconnects
    Das, Pankaj Kumar
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Manhas, S. K.
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFT COMPUTING FOR PROBLEM SOLVING (SOCPROS 2012), 2014, 236 : 1117 - 1126
  • [10] Optimized Delay and Power Performances for Multi-walled CNT in Global VLSI Interconnects
    Majumder, Manoj Kumar
    Das, Pankaj Kumar
    Kaushik, B. K.
    Manhas, S. K.
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,