The octagonal-cross-by-pass-mesh topology design for the on-chip-communication

被引:1
|
作者
Gulzari, Usman Ali [1 ]
Farooq, Waqar [1 ]
Shah, Syed Nasir Mehmood [2 ]
Khan, Iftikhar Ahmed [3 ]
Anjum, Sheraz [4 ]
Salcic, Zoran [5 ]
Sarjoughian, Hessam [6 ]
机构
[1] Inst Space Technol, Dept Comp Engn, KICSIT Campus, Islamabad, Pakistan
[2] Inst Space Technol, Dept Comp Sci, KICSIT Campus, Islamabad, Pakistan
[3] COMSATS Univ Islamabad, Dept Comp Sci, Abbottabad Campus, Islamabad, Pakistan
[4] COMSATS Univ Islamabad, Dept Comp Sci, Wah Campus, Islamabad, Pakistan
[5] Univ Auckland, Dept Elect Comp & Software Engn, Auckland, New Zealand
[6] Arizona State Univ, Arizona Ctr Integrat Modeling & Simulat, Tempe, AZ USA
关键词
Network-on-chip; Topology; Router; Network; Latency; PERFORMANCE; ALGORITHM;
D O I
10.1016/j.comnet.2024.110933
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents the novel Octagonal-Cross-By-Pass-Mesh (Octa-CBP-Mesh) network topology design for onchip communication. We have recently presented the cross-by-pass mesh (CBP-Mesh) topology, which outperformed its classed competitors like modified 2-Diamesional-meshes. The effectiveness of the Cross-by-pass links in the CBP-Mesh played a vital role in enhancing the capabilities of the network characteristics and the overall performance of the topology from its competitors. In this study, keeping in view the weaknesses of the CBP-Mesh network, we proposed the Octa-CBP-Mesh network topology, which further improved compared to state-of-the-art predecessors and competitors. The addition of intelligent CBP-Links in Octa-CBP-Mesh design reduces network diameter and improves other network parameters like increasing the bisection-width, path diversity, fault tolerance, and reduces the average number of hops. The synthetic and embedded application traffic traces were applied to the proposed Octa-CBP-Mesh, its predecessors, and its competitor topologies. The simulation results showed that the Octa-CBP-Mesh performed better in terms of network latency and throughput than state-of-the-art topologies with a negligible increase in network energy and power consumption than CBPMesh topology only.
引用
收藏
页数:16
相关论文
共 16 条
  • [1] The Scalable Octagonal-Cross-By-Pass-Torus topology for the on-chip-communication
    Gulzari, Usman Ali
    Farooq, Waqar
    Shah, Syed Nasir Mehmood
    Ahmad, Naveed
    Sarjoughian, Hessam
    Khan, Iftikhar Ahmed
    Anjum, Sheraz
    COMPUTER NETWORKS, 2025, 262
  • [2] Cross By Pass-Mesh Architecture for on-Chip Communication
    Gulzari, Usman Ali
    Anjum, Sheraz
    Agha, Shahrukh
    2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 267 - 274
  • [3] Efficient and scalable cross-by-pass-mesh topology for networks-on-chip
    Gulzari, Usman Ali
    Anjum, Sheraz
    Aghaa, Shahrukh
    Khan, Sarzamin
    Torres, Frank Sill
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (04): : 140 - 148
  • [4] Design of Fully Adaptive Routing for Partially Interconnected Cross-Link Mesh Topology for Network on Chip
    Mahar, Rohit
    Choudhary, Sudhanshu
    Khichar, Jyoti
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [5] A New Cross-By-Pass-Torus Architecture Based on CBP-Mesh and Torus Interconnection for On-Chip Communication
    Gulzari, Usman Ali
    Sajid, Muhammad
    Anjum, Sheraz
    Agha, Shahrukh
    Torres, Frank Sill
    PLOS ONE, 2016, 11 (12):
  • [6] On-Chip Tunable Low Pass Filter with Improved Stopband Using New Cross Coupled Topology
    Ma, Kaixue
    Mou, Shouxian
    Yeo, Kiat Seng
    Lim, Weimeng
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 188 - 191
  • [7] Network-on-chip architecture design based on mesh-of-tree deterministic routing topology
    Kundu, Santanu
    Chattopadhyay, Santanu
    International Journal of High Performance Systems Architecture, 2008, 1 (03) : 163 - 182
  • [8] Design of a Generic Network on Chip Frame Work for Store & Forward Routing for 2D Mesh Topology
    Sanju, V
    Chiplunkar, Niranjan N.
    Baby, Bini Y.
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 104 - +
  • [9] Fault-Tolerant Network-on-Chip Design for Mesh-of-Tree Topology Using Particle Swarm Optimization
    Bhanu, P. Veda
    Kulkarni, Pranav
    Jain, Sarthak
    Soumya, J.
    Cenkarmaddi, Linga Reddy
    Idsoe, Henning
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2384 - 2389
  • [10] Switched Capacitor Low-Pass Filter Chip Design for LTE Wireless Communication and Mobile Computing Application
    Lai, Wen-Cheng
    Huang, Jhin-Fang
    Chen, Wei-Chih
    Chiu, Ta-Chen
    INTELLIGENT SYSTEMS AND APPLICATIONS (ICS 2014), 2015, 274 : 1637 - 1645