Insights Into Architectural Spurs in High-Performance Fractional-N Frequency Synthesizers

被引:1
|
作者
Kennedy, Michael Peter [1 ,2 ]
Lu, Xu [1 ,2 ]
Wang, Xu [1 ,2 ]
机构
[1] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin 4, Ireland
[2] Univ Coll Dublin, Microelect Circuits Ctr Ireland, Dublin 4, Ireland
基金
爱尔兰科学基金会;
关键词
Noise; Quantization (signal); Frequency control; Phase locked loops; Frequency conversion; Frequency synthesizers; Delta-sigma modulation; Digital delta-sigma modulator (DDSM); fractional-N phase-locked loop (PLL); frequency synthesizer; nonlinearity; DELTA-SIGMA MODULATORS; TO-TIME CONVERTER; WANDERING SPURS; SPURIOUS TONES; HORN SPURS; NOISE; NONLINEARITY; MITIGATION; SPECTRUM;
D O I
10.1109/OJSSCS.2024.3450410
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fractional-N frequency synthesizer inherently exhibits spurs by virtue of the fact that its output frequency is not an integer multiple of its reference frequency. Until recently, it seemed that fractional spurs were understood and under control. However, as higher performance is demanded of frequency synthesizers, new spur production mechanisms and phenomena have been reported. This has led to intense research efforts to understand what is causing these problems and to develop methods to mitigate them. This article reviews what is known, highlights some recent advances in understanding and mitigation techniques, and flags new challenges in digital-intensive architectures. It focuses exclusively on spur mechanisms that are inherent in the architecture (rather than due to coupling or packaging issues) and therefore are amenable to architectural solutions.
引用
收藏
页码:238 / 251
页数:14
相关论文
共 50 条
  • [1] Prediction of Fractional-N spurs for UHF PLL frequency synthesizers
    Butterfield, D
    Sun, B
    1999 IEEE MTT-S SYMPOSIUM ON TECHNOLOGIES FOR WIRELESS APPLICATIONS DIGEST, 1999, : 29 - 34
  • [2] Analysis and minimization of substrate spurs in fractional-N frequency synthesizers
    Osmany, Sabbir Ahmed
    Herzel, Frank
    Scheytt, J. Christoph
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (03) : 545 - 556
  • [3] Nonlinearity-Induced Spurs in Fractional-N Frequency Synthesizers
    Kennedy, Michael Peter
    Mazzaro, Valerio
    Mai, Dawei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2617 - 2622
  • [4] Analysis and minimization of substrate spurs in fractional-N frequency synthesizers
    Sabbir Ahmed Osmany
    Frank Herzel
    J. Christoph Scheytt
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 545 - 556
  • [5] On ΔΣ fractional-N frequency synthesizers
    Zarkeshvari, F
    Noel, P
    Kwasniewski, T
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 509 - 512
  • [6] Nonlinearity-Induced Spurs in Fractional-N Frequency Synthesizers: State of the Art
    Kennedy, Michael Peter
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 823 - 826
  • [7] Observations and Analysis of Wandering Spurs in MASH-Based Fractional-N Frequency Synthesizers
    Mai, Dawei
    Mo, Hongjia
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 662 - 666
  • [8] A fractional-N frequency synthesizer with no fractional spurs
    Zhang, Xiaopin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 986 - 990
  • [9] Theory of PLL fractional-N frequency synthesizers
    Marques, A
    Steyaert, M
    Sansen, W
    WIRELESS NETWORKS, 1998, 4 (01) : 79 - 85
  • [10] Design and simulation of fractional-N frequency synthesizers
    Perrot, MH
    ANALOG CIRCUIT DESIGN: FRACTIONAL-N SYNTHESIZERS, DESIGN FOR ROBUSTNESS, LINE AND BUS DRIVERS, 2003, : 27 - 49