Failure Analysis and Research on Shielded-Gate Trench MOSFET

被引:0
|
作者
Xiao, Shiman [1 ,2 ]
Chen, Jun [1 ,2 ]
Zou, Wei [1 ,2 ]
Xia, Jiang [1 ,2 ]
Liu, Qunxing [1 ,2 ]
机构
[1] MIIT, Elect Res Inst 5, Guangzhou, Peoples R China
[2] MIIT Intelligent Prod Testing & Reliabil, Key Lab, Guangzhou, Peoples R China
关键词
Shielded-Gate Trench MOSFET(SGT MOSFET); Failure Analysis; Wire Bonding; Process defects;
D O I
10.1109/ICEPT56209.2022.9873516
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Shielded-Gate Trench MOSFET (SGT MOSFET) complies with two-dimensional charge balance principle. SGT MOSFETs improve the performance of medium and low voltage power MOSFET. There is a shielded gate in the drift region, which provides SGT MOSFET a significant advantage in terms of specific on-resistance RON(SP) and figure of merit (FOM= Ron *Qg). SGT MOSFET has the advantages of low specific on resistance, fast switching speed, low switching loss and simple driving (11-31). The process of SGT MOSFET is so complex, including more than six times of photoetchings, and several times of insulating oxide layer growth. This leads to thin dielectric layers and complex structures. At the end of process of SFG MOSFET, wire bonding of source is on the aluminum layer above the oxide layers and Gate, which is thin and has low mechanical strength. And it is also the key technology to realize electronic interconnection. Therefore, wire bonding is one of the most difficult and key processes in the packaging process. Failure caused by wire bonding false accounts for about 25% of the whole chip failure. What's worse is that the chips failed caused by poor wire bonding is often in batches, which will cause great loss to the user and relevant parties. With the development of chip miniaturization, there are also circuit module and functional structures under the bonding PAD. There are oxidizing materials between bonding PAD and functional structure, to realize circuit insulation. The oxidizing material is often too thin to preserve adequate strength, which puts engineers into a dilemma, because it is a big challenge for bonding process control. If the bonding process parameter is not selected properly, the chip may work abnormally. Insufficient bonding strength may lead to poor electrical connection, such as excessive contact resistance. Excess bonding force may cause damage and fracture. The oxidizing material under bonding PAD may be damaged, or chip structure may be damaged, which will cause slight internal leakage, and function of the appliance may be lost. Unfortunately, these defects are unstable and occasional, and they can't be detected by the packaging factory one hundred percent immediately. Then great loss may be caused to users by these defects(14-61). However, at present, few cases of failure caused by process defects are published. In this paper, a failed SGT MOSFET was analyzed. Slight leakage current was found between Gate and Source, and function of the SGT MOSFET was lost. No obvious defects or abnormality were found in the SGT MOSFET after it was de-capped. Optical Beam Induced Resistance Change (OBIRCH) was used to check out the possible defects. Something abnormal was found under the bonding area. And then Focused Ion beam (FIB) was used to make micro-section to show the suspicious point. Cracks and holes in oxidizing material were found. There were cracks in the Source metal layer of the cell, and some cracks extend to the Gate of MOSFET, resulting in leakage between Gate and Source poles. SGT MOSFET failed because of poor process quality. Thus, the way to improve quality of SGT MOSFET is to improve oxide layers and reduce bonding pressure. Field oxide layer growth process should be Improved to avoid cracks and holes. Parameter setting and consistency of bonding wire process is also a crucial factor.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Diode Reverse Recovery Characteristics of a Shielded-Gate Trench Power MOSFET
    Hossain, Zia
    Mullapudi, Raghuram
    Surdi, Harshad
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 383 - 385
  • [2] Optimized shielded-gate trench MOSFET technology for high-frequency, high-efficiency power supplies
    Challa, Ashok
    Sarkar, Tirthajyoti
    Sapp, Steven
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [3] A Physically Based Scalable SPICE Model for Shielded-Gate Trench Power MOSFETs
    Victory, James
    Pearson, Scott
    Benczkowski, Stan
    Sarkar, Tirthajyoti
    Jang, Hveongwoo
    Yazdi, Mehrdad Baghaei
    Mao, Kangwie
    2016 28TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2016, : 219 - 222
  • [4] Process & Design Impact on BVDSS Stability of a Shielded Gate Trench Power MOSFET
    Hossain, Zia
    Burra, Bhavani
    Sellers, James
    Pratt, Brian
    Venkatraman, Prasad
    Loechelt, Gary
    Salih, Ali
    2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 378 - 381
  • [5] Corner and Statistical SPICE Model Generation for Shielded-Gate Trench Power MOSFETs Based on Backward Propagation of Variance
    Xiao, Yunpeng
    Victory, James
    Pearson, Scott
    Sarkar, Tirthajyoti
    Challa, Ashok
    Dagan, Marc
    Collanton, Paul
    Andreev, Cristian
    THIRTY-FOURTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2019), 2019, : 508 - 515
  • [6] High Cell-Density, Shielded-Gate Power MOSFET for Improved DC-DC Converter Efficiency
    Sodhi, Ritu
    Challa, Ashok
    Gladish, Jon
    Sapp, Steven
    Rexer, Chris
    INTERNATIONAL EXHIBITION AND CONFERENCE FOR POWER ELECTRONICS, INTELLIGENT MOTION AND POWER QUALITY 2010 (PCIM EUROPE 2010), VOLS 1 AND 2, 2010, : 260 - 264
  • [7] Enhanced Shielded-gate Trench MOSFETs for High-frequency, High-efficiency Computing Power Supply Applications
    Sarkar, Tirthajyoti
    Challa, Ashok
    Sapp, Steven
    2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), 2013, : 507 - 511
  • [8] SiC Trench MOSFET With Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss
    Jiang, Huaping
    Wei, Jin
    Dai, Xiaoping
    Ke, Maolong
    Deviny, Ian
    Mawby, Philip
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (10) : 1324 - 1327
  • [9] The GaN Trench Gate MOSFET with Floating Islands
    Shen, Lingyan
    Cheng, Xinhong
    Zhang, Dongliang
    Zheng, Li
    Xu, Dawei
    Gu, Ziyue
    Qian, Ru
    Yu, Yuehui
    2017 14TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING (SSLCHINA) : INTERNATIONAL FORUM ON WIDE BANDGAP SEMICONDUCTORS (IFWS), 2017, : 163 - 167
  • [10] Influence of Drain and Gate Potential on Gate Failure in Semi-Vertical GaN-on-Si Trench MOSFET
    Favero, D.
    De Santi, C.
    Mukherjee, K.
    Meneghesso, G.
    Zanoni, E.
    Meneghini, M.
    Geens, K.
    Borga, M.
    Bakeroot, B.
    You, S.
    Decoutere, S.
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,